

# **LM5036**

## **Half-Bridge PWM Controller with Integrated Auxiliary Supply**

### **New Product Overview**

**TI High Voltage Controllers (HVC) Product Line**

# Topics

## LM5036 Overview

- Key features, Use cases
- Device introduction
- EVM, Sample, Calculator tool, Simulation model, Webench
- Companion parts to use
- TI Half-Bridge controller positioning

## LM5036 Deep Dive Training

- Summary of features and benefits
- Pin configuration
- Integrated auxiliary bias power, Fully regulated pre-bias start-up, Cycle-by-Cycle current limit and Pulse matching, OCP hiccup, Optimized maximum duty cycle, fault latching
- High voltage start-up, UVLO, OVP, OTP, use when  $V_{IN} > 100V$ , synch'ed clock, etc.

## Half-bridge, Active Clamp Forward Comparison

- Half-bridge, Active Clamp Forward pros and cons
- An example to compare efficiency with HF and ACF designs
- TI Half-Bridge and Active Clamp controller positioning

# LM5036 Overview


**LM5036 is a highly integrated half-bridge PWM controller with integrated auxiliary bias supply** which offers high power density solutions for

- Telecom isolated power suppliers
- Data communication isolated power suppliers
- Industrial and transport power converters

**LM5036 is commonly used in:**

1. **Intermediate bus converter (IBC)**
2. **Point of Load converter (PoL)**

LM5036 contains all of the features necessary to implement half-bridge topology power converters using voltage-mode control for **60W to 500W isolated DCDC**. This device is intended to operate on the primary side with input voltage up to 100V. LM5036 can also be used in full-bridge controller for higher power level and also support > 100V input as needed.



# LM5036 Top Features

## High Power Density


>390W/in<sup>3</sup> High power-density isolated DC/DC  
(48V<sub>in</sub>/200W,12V<sub>out</sub>)



>200W in DOSA 1/16 brick

**100V Half-Bridge PWM With  
2A integrated Gate Drivers  
& 100mA Auxiliary Bias.**


## Low System Cost



Integrates a Fly-buck converter inside LM5036 to provide auxiliary bias to power on both primary and secondary sides

**Built-in Fly-buck converter with integrated power MOSFETs, high + low side drivers, current sense.**


## Solve Pre-bias Start-up Challenge



Achieves monotonic output voltage ramp up in pre-bias condition.

**Intelligent pre-bias start-up procedure to eliminate the risk of restarting the load or damaging the DCDC converter.**

## High Reliability



Programmable protections to secure reliability

- **Almost constant output power limit across wide VIN range.**
- **Both positive and reverse current protection and hiccup OCP.**
- **High/low PWMs matching in OCP.**
- **OVP, OTP, ULVO, latching, etc.**

TI Information – Selective Disclosure

Support: E2E AC/DC and Isolated DC/DC Power Forum

## Half-Bridge PWM Controller with Integrated Auxiliary Bias Supply

### Features

- 100V auxiliary bias converter (with integrated FETs for aux power)
- Fully regulated pre-biased start-up
- 5V synchronous rectifier PWM outputs with intelligent soft start that allows linear turn-on into pre-biased loads
- Enhanced cycle-by-cycle current limit with pulse matching
- Programmable latching operation
- Optimized maximum duty to improve efficiency
- 100V high voltage startup regulator
- Programmable synchronous rectifier dead time adjustments
- Integrated 100V/2A MOSFET drivers for primary FETs
- Voltage mode control with input voltage feedforward
- Programmable protections: reverse current, hiccup mode OCP, line UVLO and OVP
- Package: 5x5 mm 28-pin QFN


### Applications

- Isolated DC/DC brick modules (e.g. 1/16<sup>th</sup> & 1/8<sup>th</sup> Brick)
- Telecom, Data Communication Systems
- Industrial Power Supplies


### Benefits

- Higher efficiency and greater power density
- Monotonic startup into pre-biased load conditions
- Enhanced OCP with uniform current limit across input voltage range

Simplified Application



# LM5036 DCDC Converter Design



1.  $V_{AUX1}$  power to power on LM5036.
2.  $V_{AUX2}$  to power isolated driver, opto-coupler, op-amp, etc.
3.  $V_{AUX2}$  is also used as ENABLE signal in regulated pre-bias start-up. ([more info](#))
4. 5V REF to bias isolated driver, opto-coupler, and for other housekeeping ICs.
5. 2A primary side FETs drivers. SR outputs.
6. Up to direct 100V VIN range.
7. Configurable Latch or re-start. ([more info](#))

TI Information – Selective Disclosure

Used in [LM5036EVM-294](#) Design  
(36-75 VDC input, 12V/8A output)

[Support: E2E AC/DC and Isolated DC/DC Power Forum](#)



# LM5036 EVM, Samples

Released

## EVM Spec

Parameters	Test Conditions	MIN	TYP	MAX	Units
<b>Input Characteristics</b>					
DC voltage range		36	48	75	VDC
Load regulation			0.2%		
Line regulation			0.1%		
UVLO line voltage ON			34		VDC
UVLO line voltage OFF			32		VDC
OVP line voltage ON			80		V
OVP line voltage OFF			78		V
Latch threshold			80		V
V <sub>AUX1</sub>	Off-state auxiliary output voltage		12.6		V
	On-state auxiliary output voltage		9		V
Max. load current for auxiliary supply			100		mA
Input DC current	Input = 36 VDC, full load = 8 A		2.858		A
	Input = 48 VDC, full load = 8 A		2.161		A
	Input = 75 VDC, full load = 8 A		1.416		A
<b>Output Characteristics</b>					
V <sub>out</sub> output voltage	No load to full load = 8 A		12		VDC
I <sub>out</sub> output current	35 to 75 VDC			8	A
Output current limit	35 to 75 VDC		10		A
Output voltage ripple	75 VDC and full load = 8 A		120		mVpp
<b>System Characteristics</b>					
Switching frequency			200		kHz
Peak efficiency	36 VDC, Load = 5.5 A		94.41%		
Maximum load efficiency	48 VDC, Load = 8 A		93.46%		
Operating temperature	Natural convection	-40		85	°C





Figure 3. Efficiency vs Load Current (A) at Vin = 36 VDC, 48 VDC, and 75 VDC



- <http://www.ti.com/tool/LM5036EVM-294>
- [EVM User Guide](#)
- [Samples, TI Store](#) (up to 9999 pcs)

TI Information – Selective Disclosure

Support: E2E AC/DC and Isolated DC/DI

# LM5036 Design Calculator

V(in)min	36.00 V	Min Input Voltage	MOSFET Parameters			
V(in)nom	48.00 V	Nominal Input Voltage	Primary MOSFET Parameters			
V(in)max	75.00 V	Max Input Voltage	Vgs_0p	9	V	Primary FET gate drive voltage
			Qg_0p	16	nC	Primary FET gate charge
			Td0n_0p	5	nsec	Turn on delay
			Td0ff_0p	10	nsec	Turn off delay
			Tr_0p	3	nsec	Rise time
			Tf_0p	3	nsec	Fall time
Vout	12.00 V	Output Voltage	Coss_0p	251	pF	Primary FET output cap
$\Delta V_{OUT}$	50.00 mV	Max Output Voltage Ripple	Rdson_0p	12.1	mΩ	Primary FET Rdson
I(out)max	8.00 A	Max Output Current	SR MOSFET Parameters			
I(out)min	0.00 A	Min Output Current	Vgs_sr	9	V	SR FET gate drive voltage
			Qg_sr	16	nC	SR gate charge
			Rdson_sr	12.1	mΩ	SR FET on resistance
			Coss_sr	251	pF	SR FET output cap
			Td0n_sr	5	nsec	Turn on delay
			Td0ff_sr	10	nsec	Turn off delay
			Tr_sr	3	nsec	Rise time
			Tf_sr	3	nsec	Fall time
Fs	200 kHz	LM5036 Switching Frequency	Vf	0.8	V	SR FET body-diode forward voltage
Focs	400 kHz	LM5036 Oscillator Frequency	Qrr_sr	134	nC	SR body diode reverse recovery charge
η	0.92	Overall Efficiency				

- [LM5036 Design Calculator \(http://www.ti.com/lit/zip/sluc654\)](http://www.ti.com/lit/zip/sluc654) is an Excel worksheet that to help users to calculate all the component values needed in the design without remembering the equations listed in datasheet.
- Users can just simply fill in the design spec (VIN range, Vout, Iout, switching frequency, etc.) and a few key settings (in yellow), this design calculator can calculate the components values that to meet the design spec, and also provide related parameters.
- Following are functions that covered in design calculator: input/output parameters, primary MOSFET losses, capacitive divider, current sense, output filter, auxiliary circuit, latch/OVP, UVLO, RAMP, Oscillator frequency, soft-start capacitor, SR soft-start, timing resistors, hiccup, CBC, etc.
- Download at: <http://www.ti.com/product/LM5036/toolssoftware#softTools>

TI Information – Selective Disclosure

Half Bridge Power stage Calculations						
Input/Output Parameter Calculations for Half Bridge						
Full Load DC Input Current @ V(in)min	Iin_Vmin	2.67	A	Average input current at V(in)min and I(out)max		
Full Load DC Input Current @ V(in)max	Iin_Vmax	1.28	A	Average input current at V(in)max and I(out)max		
Min Pri / Secondary Turns Ratio	Nmin	0.68		Calculated Minimum turns ratio		
Select No. of Primary Turns	Np	4.00		User selected primary turns		
Min No. of Secondary Turns	Ns	2.72		Minimum number of secondary turns		
Select No. of Secondary Turns	Ns	3.00		User selected secondary turns		
Minimum Duty Cycle	D_Vmax	0.427		Duty cycle at V(in)max		
Maximum Duty Cycle	D_Vmin	0.89		Duty cycle at V(in)min		
Maximum ON Time	ton_Vmin	2.22	µsec	TON at V(in)min		
Peak Inductor Current	IL_pk_Vmax	9.83	A	Peak inductor current at V(in)max and I(out)max		
	IL_pk_Vmin	8.35	A	Peak inductor current at V(in)min		
Valley Inductor current	IL_va_Vmax	6.17	A	Valley output inductor current at V(in)max and I(out)max		
	IL_va_Vmin	7.65	A	Valley output inductor current at V(in)min and I(out)max		
RMS Inductor Current	IL_rms_Vmax	8.069	A	RMS Inductor Current at V(in)max and I(out)max		
	IL_rms_Vmin	8.003	A	RMS Inductor Current at V(in)min and I(out)max		
Input Capacitor	Cin_Vmax	2.06	µF	Input capacitor required to achieve Krip_in at V(in)max		
	Cin_Vmin	2.45	µF	Input capacitor required to achieve Krip_in at V(in)min		
ESR Input Capacitor	Rcin_ESR	10.00	mΩ	User selected ESR of input capacitor		
Input Cap Ripple current	Icin_rms_Vmin	3.27	A	Input capacitor ripple current at V(in)min and I(out)max		
	Icin_rms_Vmax	3.28	A	Input capacitor ripple current at V(in)max and I(out)max		
Power loss	Pcin_Vmin	0.107	W	Power loss of input capacitor at V(in)min and I(out)max		
	Pcin_Vmax	0.108	W	Power loss of input capacitor at V(in)max and I(out)max		
Primary MOSFET Losses						
Primary FET voltage stress	VQp	75.00	V	Maximum Voltage on MOSFET		
Primary FET RMS current	IQp_rms_Vmin	4.004	A	Primary MOSFET RMS current at V(in)min and I(out)max		
	IQp_rms_Vmax	2.802	A	Primary MOSFET RMS current at V(in)max and I(out)max		
Primary FET conduction loss	PQp_con_Vmin	0.194	W	Primary MOSFET conduction loss at V(in)min and I(out)max		
	PQp_con_Vmax	0.095	W	Primary MOSFET conduction loss at V(in)max and I(out)max		
Primary FET gatecharge loss	PQp_gate	0.029	W	Gate charge Loss on each primary MOSFET		
Primary FET Coss loss	PQp_Coss_Vmin	0.033	W	Coss loss at V(in)min		
Primary FET Coss loss	PQp_Coss_Vmax	0.141	W	Coss loss at V(in)max		
Primary FET Power loss	PQp_loss_Vmin	0.255	W	Maximum Total power loss at V(in)min and I(out)max		
	PQp_loss_Vmax	0.265	W	Maximum Total power loss at V(in)max and I(out)max		
Capacitive Divider Calculations of Half Bridge						
Magnetizing Inductance	Lm	116.00	µH	Enter the magnetizing inductance of the transformer		
Peak-to-Peak magnetizing current	ΔImagpp	0.345	A	Peak-to-peak magnetizing current		
Peak Magnetizing current	ΔImag	0.17	A	Peak Magnetizing current		
Peak primary current	Ipri_pk_Vmax	7.545	A	Peak Primary current at V(in)max and I(out)max		




# LM5036 Simulation Model

- Simplis Model available to download:

[LM5036 simulation model](http://www.ti.com/lit/zip/snvmbl1)

(<http://www.ti.com/lit/zip/snvmbl1>)



- All features modelled including:
  - Integrated auxiliary power
  - Pre-biased start-up
  - Cycle-by-Cycle current limit
  - High voltage regulator



Download simulation model at:

<http://www.ti.com/product/LM5036/toolsoftware#simulationmodels>

Title	Category	Type	Size (KB)
LM5036 Macromodels Transient	Macromodels	ZIP	137 KB



TI Information – Selective Disclosure

[Support: E2E AC/DC and Isolated DC/DC Power Forum](#)

# LM5036 WEBENCH Tool

[Webench Training Video: Transformer Designer for Isolated High-Voltage Power Design](#)



## WEBENCH® Designer LM5036

Min Max Range

Vin 36.00 – 75.00 V 18.0 to 100.0V

Vout 12 V 3.3 to 95V

Iout 8 A ≤ 310A

Ambient Temp 30 °C -40 to 125° C



Footprint BOM Cost Efficiency

1669.0mm<sup>2</sup> \$21.33 93.0%

Open Design



TI Information – Selective Disclosure

[Support: E2E AC/DC and Isolated DC/DC Power Forum](#)



# LM5036 Mechanical, Packaging, Orderable




## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)
LM5036RJBR	ACTIVE	WQFN	RJB	28	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LM5036
LM5036RJBT	ACTIVE	WQFN	RJB	28	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LM5036

RJB Package  
28-Pin WQFN  
Top View



5x5x0.8 mm, 28-Pin QFN



# Parts/Families that work well together: LM5036 + UCC21225A + CSD19537Q3

Half-bridge controller + Isolated Dual-Channel Gate Driver + 100V MOSFET

## Performance


- [UCC21225A](#) integrates dual-channel digital isolator and gate drivers with 6A peak output current
- [CSD19537Q3](#) provides low  $R_{ds(on)}$  and small 3x3 mm package.

## Capabilities

- UCC21225A (5x5 mm) reduces the board size
- CSD19537Q3 reduces the board size and improves the efficiency.

## Applications

- Isolated DC-DC Power Modules
- Isolated RF Power Amplifier Power Supplies
- Telecom, Data Communication Power Supplies
- Industrial and Automotive Power Supplies



# TI Half-Bridge Controller Positioning

	Hard-switched Half-bridge/Full-Bridge				
Features/Standards	<a href="#"><u>LM5036</u></a>	<a href="#"><u>LM5039</u></a>	<a href="#"><u>LM5035/B/C</u></a>	<a href="#"><u>UCC28250/</u></a> <a href="#"><u>UCC28251</u></a>	<a href="#"><u>LM5045</u></a> <a href="#"><u>(Full-Bridge)</u></a>
Integrated 100V Auxiliary Bias Supply to power on IC/components at primary and secondary sides	YES	NO	NO	NO	NO
Fully Regulated Soft Start (FRSS) into Pre-biased Load (PBL)	YES	NO	NO	FRSS/PBL assumes on primary side	FRSS/PBL
Enhanced Cycle by Cycle Current Limiting with Pulse Matching	YES	CBC + Avg Current Limit	CBC/ PulseMatch	YES	NA (Full Bridge)
High Voltage Startup	100V	105V	105V	NO	100V
Control Mode	Voltage	Voltage	Voltage	Voltage or Current	Voltage or Current
Integrated MOSFET Drivers	2A	2A	2A	NO	2A
5V Synchronous Rectifier Outputs	YES	NO	Only LM5035C	NO	YES
Programmable Hiccup Mode OCP	YES	YES	YES	YES	YES
Programmable Line UVLO and OVP	YES	UVLO/OVP	YES	UVLO/OVP	YES
Resistor Programmable Oscillator Frequency up to 2MHz	YES	YES	YES	NO, up to 1.4MHz Only	YES

TI Information – Selective Disclosure

# LM5036 Deep Dive Training



# Topics


- [Technical features and benefits](#)
- [LM5036 pin configuration](#)
- [Integrated auxiliary bias supply](#)
- [Fully regulated pre-bias start-up](#)
- [Cycle-by-cycle current limit and pulse matching](#)
- [Programmable hiccup mode OCP](#)
- [High voltage start-up, and undervoltage lockout \(UVLO\), and REF](#)
- [Applications with VIN > 100V](#)
- [Optimized maximum duty cycle](#)
- [OVP, fault latch](#)
- [Other features: full-bridge, Synchronized clock input, OTP, input voltage feedforward](#)
- [Layout guideline](#)
- [Half-bridge, active clamp forward comparison](#)

# LM5036 Technical Features Top Level Overview

Feature	Why	Without	How
<u><a href="#">Integrated 100V Auxiliary Bias Supply</a></u>	Reduces BOM, increases power density	Need separate bias supply with more components. Cannot easily adjust bias voltage to control soft-start process	Integrated aux power devices, drivers and current sense. Constant ON time with programmable frequency to allow use of small external transformer.
<u><a href="#">Fully regulated pre-bias start-up</a></u>	Monotonic rise of output voltage ensures digital circuits start operating in correct sequence.	Energy in the output capacitor at start-up may be transferred to the input causing a dip in output voltage, or even damage to the power stage.	LM5036 start-up sequence ramps the secondary side reference and only activates the SR's when the reference level is above the output voltage.
<u><a href="#">Enhanced cycle-by-cycle current limit with pulse matching</a></u>	Reduces output current limit variation. Increases power density.	Poor tolerance of output current limit. Designs thermally rated for highest over-load condition. More design margin needed, poor power density.	Stable CBC operation is ensured by matching $t_{ON}$ times of primary MOSFETs. Peak current limit threshold adjusted with $V_{IN}$ to minimise output current limit variation.
<u><a href="#">Integrated High Voltage Start-up</a></u>	Reduces BOM, increases power density	External boot-strap required. Increase BOM and power loss.	Integrated HV regulator that is disabled once Aux bias supply is operating.
<u><a href="#">High maximum duty cycle</a></u>	Improves efficiency	Higher current crest factor and power loss	Internal logic provides accurate maximum duty cycle
<u><a href="#">5V SR Outputs and programmable dead times</a></u>	Improves efficiency	Longer SR body diode conduction increases power loss	Resistor on RD1 and RD2 provides accurate programming of dead-time between primary and SR switches.
<u><a href="#">Programmable Hiccup Mode OCP</a></u>	Fault current can be matched to application. Reduces size.	Difficult to control temperature rise in over-load conditions. Need design margin to ensure safety.	Single external capacitor controls Hiccup Mode timing.
<u><a href="#">Programmable Line UVLO and OVP</a></u>	Part can be configured to suit wide range of applications	More external parts required to meet range of requirements.	External resistor dividers set UVLO and OVP levels. Latched fault operation is also configurable.
Osc Freq programmable up to 2MHz	Enables transformer size reduction	Not able to take advantage of MOSFETs with reduced switching loss	High speed digital core.


TI Information – Selective Disclosure

# LM5036 Pin Configuration





Pin #	Name	I/O	Description	Associated Features
13	VIN	I	Input voltage	<a href="#">High voltage startup</a>
28	UVLO	I	Input undervoltage lockout	<a href="#">UVLO, Latch</a>
24	RAMP	I	RAMP signal input to half-bridge PWM comparator	<a href="#">Voltage mode control</a>
1	RES	I	Hiccup mode restart timer	<a href="#">Hiccup OCP</a>
6	RON	I	Auxiliary supply on-time control	<a href="#">Integrated aux power</a>
7	ON_OFF	I	Configure OVP or latch mode	<a href="#">OVP, Latch</a>
8	SS	I	Soft-start input	<a href="#">Pre-bias start-up</a>
11	RD2	I	SR leading-edge delay	<a href="#">SR deadtime control</a>
10	RD1	I	SR trailing-edge delay	<a href="#">SR deadtime control</a>
2	AGND	G	Analog ground	
16	PGND	G	Power ground	
5	RT/SYNC	I	Oscillator frequency control or external clock synchronization	<a href="#">Oscillator</a>
25	CS_POS	I	Current sense amplifier positive input	<a href="#">CBC current limit</a>
26	CS_NEG	I	Current sense amplifier negative input	<a href="#">CBC current limit</a>
27	CS_SET	I	Current limit setting	<a href="#">CBC current limit</a>

# LM5036 Pin Configuration (cont.)



Pin #	Name	I/O	Description	Associated Features
15	BST_AUX	I	Auxiliary supply high-side gate drive bootstrap	<a href="#">Integrated aux power</a>
14	SW_AUX	I	Auxiliary supply switch node	<a href="#">Integrated aux power</a>
17	VCC	I	Bias supply	<a href="#">Integrated aux power</a>
12	FB_AUX	I	Auxiliary supply output voltage feedback	<a href="#">Integrated aux power</a>
21	BST	I	Half-bridge high-side gate drive bootstrap	
22	HSG	O	Half-bridge high-side MOSFET output driver	
23	SW	I	High-side switch node	
18	LSG	O	Half-bridge low-side MOSFET output driver	
20	SR1	O	SR PWM control output	
19	SR2	O	SR PWM control output	
4	REF	O	5-V reference regulator output	<a href="#">REF</a>
3	COMP	I	Control current input to half-bridge PWM comparator	
9	SSSR	I	SR soft-start input	<a href="#">Pre-bias start-up</a>
29	PAD	G	Thermal pad	


# LM5036 Integrated 100V Auxiliary Bias Supply



- Constant on-time (COT) fly-buck
- Integrated power switches, high + low side drivers and current sense
- ON time can be programmed by external resistor connected to RON (pin-6)
- Two resistors  $R_{FB1}$  and  $R_{FB2}$  set the value of  $V_{AUX1}$ ,  $V_{AUX2}$
- Small external transformer is all that is required to provide:
  1. LM5036 VCC at primary side
  2. Secondary aux power for isolated driver, opto-coupler, op amp, etc.
  3. Prebias ENABLE signal to release secondary side reference ramp for controlled soft-start to achieve regulated pre-bias.
- Use [LM5036 Design Calculator](#) to design the transformer and values of all other related components.

TI Information – Selective Disclosure

# With and without Integrated Auxiliary Power



**LM5035C EVM** using external aux power  
(36-75VDC input, 3.3V/30A output)


TI Information – Selective Disclosure

[Support: E2E AC/DC and Isolated DC/DC Power Forum](#)

Without integrated aux power feature, extra circuitries are needed:

1. Transformer winding and circuitry to generate VCC for controller.
2. Circuitry to power on isolator, SR driver, opto-coupler, op amp, etc.


Meanwhile, with LM5036, by using the modulation of the  $V_{AUX2}$ , the communication used for fully regulated pre-bias start-up between the primary and secondary side is established without the need of any additional opto-coupler.






# Pre-bias Start-up Issue and LM5036 Solution

## Without full regulated pre-bias start-up design



Undesired voltage drop  
Negative current

## LM5036 based design





Fully regulated monotonic output

No negative current

- **What is pre-biased start-up:** the DCDC converter output voltage is greater than zero (pre-biased) before it starts.
- **Why has pre-biased output:** it can happen in a few conditions, for example:
  - The output voltage is not fully discharged before DCDC re-start
  - Multiple DCDC converters connected together to provide higher power or redundancy. Some DCDC converters may start before other converters to pull up their output voltages.
- **Issue:** without fully regulated prebias start-up, when the output has voltage (pre-biased), the SR on the secondary side may engage prematurely to sink the current from pre-charged output capacitors back to the DCDC converter:
  - The reverse inrush current can cause undesired output voltage drop
  - May restart the load or even damage the converter
- **Solution:** LM5036 implements a new fully regulated prebias start-up scheme to ensure monotonic output voltage. It includes: 1) Primary FETs soft-start; 2) SR soft-start. Following two pages show the pre-bias start-up procedure for whom want to learn this in details.
- **Please note when design the DCDC converter with LM5036, it is not necessary for users to have consideration for this pre-bias start-up procedure as this is the function fully controlled by LM5036 itself.**

Information – Selective Disclosure



# LM5036 Primary FETs Soft-start Process



$V_{AUX2}$  also serves as an ENABLE signal to initiate the soft-start sequence with using the voltage level shift detection circuitry.

1. The  $V_{AUX2}$  starts as soon as  $V_{IN} > 15V$  and  $V_{CC}$  and  $REF$  are above their UV thresholds.
2. When UVLO exceeds 1.25V and  $V_{CC}/REF$  are above their UV thresholds, soft-start capacitor starts to charge. When  $SS$  is  $< 2V$ ,  $V_{AUX2}$  stays at "off state" ( $> TH$ ) → Discharge  $V_{REF}$  (output voltage reference) → 0% duty-cycle.
3. When  $SS \geq 2V$ ,  $V_{aux2}$  will produce on state ( $< TH$ )
4. When  $V_{AUX2}$  is  $< TH$ ,  $V_{REF}$  is released → Output voltage soft-starts. Duty-cycle is controlled by feedback loop but not SS capacitor voltage (because  $V_{comp} < V_{ss}$ ).
5. When  $V_{REF} > V_o$  (prebias voltage),  $V_{comp}$  starts to rise.
6. When  $V_{comp} > 1V$  (corresponds to 0% duty-cycle), duty-cycle of primary FETs starts to increase ( $V_o$  to rise). In the meantime, SSSR capacitor starts to be charged.

# LM5036 SR Soft-start Process



- Before  $SSSR \geq 1V$ , LM5036 operates at SR SYNC mode (SR sync to primary FETs) → 1) helps to reduce conduction loss of SR; 2) no risk of reverse current.
- Primary FETs and SR pulse width gradually increases → 1)  $V_0$  rise, 2) the output voltage disturbance due to the difference in the voltage drop between the body diode and the SR  $R_{ds(on)}$  is prevented.
- When  $SSSR > 1V$ , LM5036 starts the soft-start of the SR freewheeling period.
- SR1 and SR2 are turned on simultaneously during freewheeling period.
- At the end of SR freewheeling period, at the rising edge of the Main Clk, the SR in phase with the next power transfer cycle remains on.
- While at the rising edge of the Main Clk, the SR out of phase is turned off.
- The in-phase SR remains on throughout the power transfer cycle. At the end of the power transfer cycle, both primary FETs and in-phase SR are turned off simultaneously. At the end of the soft-start, the SR pulses will become complementary to the respective primary FETs.

# Example of Voltage Level Shift Detection Circuit







Figure 40. Secondary Auxiliary Voltage Level-Shift Detection Circuit

- The zener voltage needs to be between off-stage and on-stage of  $V_{AUX2}$ .
- When  $V_{AUX2} > \text{zener voltage}$ , both Q1A and Q1B are on,  $V_{REF}$  is clamped to ground.
- When  $V_{AUX2} < \text{zener voltage}$ , both Q1A and Q1B are off,  $V_{REF}$  is released.
- [LM5036EVM-294](#) is using this example circuitry.


# LM5036 Cycle-by-cycle Current Limit



5. Positive current limit
2. Slope compensation
1. Sensed current at LSG
3. Sense VIN level
4. Introduced offset to lift up current level for measuring both positive and negative currents
6. Negative current limit

- Both **positive current** and **negative current** (cause output voltage dip or even damaged) are sensed and limited.
- Constant current limit issue and solution:
  - **Issue:** during cycle-by-cycle operation, the controller behaves as peak current mode control which needs slope compensation to prevent sub-harmonic oscillation → current limit varies with input voltage range (see the right picture). This will cause inconstant output power limit (output power limit changes with VIN).
  - **Solution:** LM5036 fixes this issue by adding the VIN voltage as a variable of the function to **ensure reduced variation of output current limit vs input voltage.**
- All these functions are set by three CS pins and related external resistors. Use [LM5036 design calculator](#) to find the values of these resistors.

Example of without constant current limit





TI Information - Selective Disclosure

# Nearly constant output current limit

CBC components are selected so that output current limit at maximum and minimum input voltage are same.

Output current limit is then nearly constant across Line

→ enable almost constant output power limit across wide VIN range



TI Information – Selective Disclosure




# Use LM5036 Design Calculator to calculate the values of the components used in CBC Current Limit

Ilimit		10	A	Output current limit (greater than max load current)
CBC Resistor				
Islope_pk		50	μA	R3 is determined based on the slope compensation requirement
Inductor current slope	m2	9.57	mV/μs	
	Ratio	54.35		The ratio of the slope of the compensation ramp to the inductor current down-slope
Resistor R3	R3	478.72	Ω	R3 is determined based on the slope compensation requirement
Resistor R2	R2	3375.48	kΩ	
Resistor RLim	RLIM	54.35	kΩ	
Internal Current limit	ICS_SET	1.38E-05	A	Calculated Internal current set
Resistor R1	R1	478.79	Ω	

- LM5036 has intelligent control scheme to have constant current limit across wide VIN range in CBC.
- As explained in datasheet, complicated control scheme and equations are used to calculate the resistor values used in CBC.
- In actual design, users can just simply use the [LM5036 Design Calculator](#) to calculate the resistor values (see above screenshot) without remembering this control scheme and calculation steps.
- All the equations used in CBC are embedded in this design calculator.

# Pulse Matching



- LM5036 maintains the flux balance of the main transformer during CBC operation.
- **The duty cycles of the two primary FETs are always matched** to ensure the voltage-second balance which prevents transformer saturation.


Procedure:

1. When the current limit is reached during the low-side phase, a FLAG signal goes high.
2. The RAMP signal is sampled during the rising edge of the FLAG.
3. The RAMP is held through the next half switching period for the high-side phase.
4. When the high-side phase ramp rises to the sampled RAMP value, the high-side PWM pulse is turned off so that the duty cycles are matched for both phases.

TI Information – Selective Disclosure

# LM5036 Programmable Hiccup Mode OCP


## Condition A: repetitive CBC current limit



- CBC OCP will start when reaches current limit

- When reach current limit, the capacitor connected at RES pin is charged by a 15 $\mu$ A current source.
- Hiccup mode started when  $V_{RES}$  reaches 1V. SS and SSSR are discharged. The time for  $V_{RES}$  to reach 1V ( $t_{CBC}$ ) is determined by the capacitor connected to RES pin.
- Once  $V_{RES} > 1V$ , a 30  $\mu$ A current source to charge RES capacitor to 4V, then a 5  $\mu$ A current source to discharge it to 2V for 8 times ( $t_{HIC}$ ).

## Condition B (new in LM5036): repetitive negative current event




- SSSR capacitor will be clamped to ground when reverse current limit is exceeded twice  $\rightarrow$  enter SR SYNC mode.

- Enter hiccup mode if SSSR capacitor is clamped for 8 times.
- RES capacitor is charged by a 30 $\mu$ A current source in the beginning of the hiccup mode.
- The hiccup mode lasts  $t_{HIC}$ .
- After  $t_{HIC}$ , SSSR capacitor clamp event counter will be reset.

TI Information – Selective Disclosure

Use [LM5036 Design Calculator](#) to set  $t_{CBC}$  to calculate RES pin capacitor value and  $t_{HIC}$ .

# LM5036 High Voltage Start-up, and Undervoltage Lockout, and REF




- Integrated start-up regulator provides VCC power for start-up and fault conditions when the integrated auxiliary power supply is not operating
- Suitable for operation from  $V_{IN}$  16V to 100 V with internally current limited  $I_{CC(Lim)} = 81$  mA.
- 5V REF output with 39mA current limit that can power on opto-coupler, primary side isolator/gate driver, and other housekeeping circuits.

**Table 1. Device Functional Modes**

CRITERIA	VCC AND REF REGULATORS	AUXILIARY SUPPLY	HALF-BRIDGE CONVERTER
$UVLO < 0.35$ V	OFF	OFF	OFF
$(0.35$ V $< UVLO < 1.25$ V) & $(VIN < 15$ V)	ON	OFF	OFF
$(VCC \& REF > UV)$ & $(VIN > 15$ V) & $(UVLO < 1.25$ V)	ON	ON at ASYNC Mode	OFF
$(VCC \& REF > UV)$ & $(VIN > 15$ V) & $(UVLO > 1.25$ V) & No Faults	ON	ON at SYNC Mode	ON
$(VCC \& REF > UV)$ & $(VIN > 15$ V) & $(UVLO > 1.25$ V) & Any Faults	ON	ON at ASYNC Mode	OFF
$(VCC \& REF > UV)$ & $(VIN > 15$ V) & AUX Current Limit	ON	ON at ASYNC Mode	NA

## Applications with $V_{IN} > 100V$



**Figure 41. External Start-Up Regulator**

LM5036 can be used for isolated DC/DC applications with input voltage  $> 100V$ . In this case:

- Use an external regulator to reduce the input voltage below 100V before applying it to the VIN pin.
- An external high side gate driver must be used to drive the half-bridge upper MOSFET.

# PWM and 5V SR Timing and Deadtime control

1. A delayed clock is derived by adding a delay  $t_D$  to the main clock.  $t_D$  is determined by the resistor value connected between RD1 and AGND pins.
  2. Rising edge of the Main CLK is to turn off SRs.
  3. LSG and HGS turn on at the falling edge of the delayed clock.
- Programmable delay ( $t_1$ ) from falling edge of outgoing SR gate to rising edge of incoming MOSFET gate. Resistor value connected between pin **RD1** and GND programs this delay.
  - Programmable delay ( $t_2$ ) from falling edge of outgoing MOSFET gate to rising edge of incoming SR gate. Resistor value connected between pin **RD2** and GND programs this delay.
  - Delays can be adjusted to suit propagation delays and switching speeds
  - Enables maximum efficiency by minimizing body diode conduction → Minimize  $t_1$  and  $t_2$ .
  - 5V Synchronous rectifier outputs can directly drive cost effective isolated driver solutions.
  - Use [LM5036 Design Calculator](#) to calculate RD1 and RD2 values based on desired  $t_1$  and  $t_2$ .




Figure 17. PWM Signal Timing Diagram



# LM5036 Optimized Maximum Duty Cycle




Figure 17. PWM Signal Timing Diagram




Figure 18. PWM Signals at Maximum Duty Cycle Condition


- Maximum duty cycle is achieved when the MOSFET's are turned off by the rising edge of the delayed clock, instead of the PWM comparator.
- LM5036 maximum duty cycle is well controlled since it depends only upon the width of the internal delayed clock signal ( $t_{CLK} = 60\text{ns}$ ) but not others (e.g., SR delay)**

$$D_{MAX} = \frac{\frac{1}{f_{OSC}} - t_{CLK}}{\frac{2}{f_{OSC}}}$$


- Maximum effective duty cycle close to unity.
- Designs can operate with higher duty cycle for maximum efficiency without the risk of hitting duty cycle clamp.**

# LM5036 OVP, Fault Latch

- ON\_OFF pin can be configured as Latch or OVP pin to have LM5036 working in different protection configurations.



- In latch configuration, half-bridge converter remains off even faults (hiccup, OTP, OVP) are clear.
- When faults happen, a 50µA current source will raise ON\_OFF pin voltage. The diode is reverse biased. ON\_OFF voltage is above > 1.25V.
- Need to reset latch to initiate a new soft-start.
- Pull down UVLO to < 1.25V to reset latch.
- Soft-start will initiate when latch resets and faults are clear.



- In OVP configuration, the input voltage level, at which an OVP fault is triggered, can be programmed by an external resistor divider.
- The resistor divider should be designed such that ON\_OFF pin voltage is > 1.25V when over-voltage condition occurs.
- Once a fault (include two level OTP, hiccup) is triggered, 50µA is sourced from this pin to provide OVP hysteresis.

Use [LM5036 Design Calculator](#) to calculate resistor values needed for desired hysteresis level and OVP rising threshold.

# LM5036 Programmable Line UVLO




Figure 42. UVLO Configuration




Figure 43. Latch Reset

## UVLO Pin:

- The minimum input voltage level at which the main output is enabled can be programmed by an external resistor divider
- Fault latch (if configured) is reset by pulling this pin below 1.25V. Either by dropping  $V_{IN}$  or using an external switch to pull the pin down briefly
- Pulling this pin low will disable the part

Use [LM5036 Design Calculator](#) to calculate resistor values needed for UVLO.

# Other Features

- LM5036 used in full bridge
  - May use external gate driver to support an additional pair of FETs
  - DC-blocking capacitor is needed to ensure voltage-second balance to prevent main transformer saturation.
- Synchronized clock input
  - RT (pin-5) is set oscillator frequency through an external resistor
  - When need LM5036 to be sync'ed with external clock, the clock signal need to be coupled into RT pin through a capacitor. Still need the external resistor and set lower/equal frequency than the external clock.
- Over Temperature Protection (OTP)
  - When junction temperature  $> 150^{\circ}\text{C}$ , PWM and SR outputs are turned off.
  - When junction temperature  $> 160^{\circ}\text{C}$ , integrated aux power is disabled. REF is still working to provide bias power for external house-keeping circuitry.
- Voltage mode control with input voltage feedforward
  - Improve line transient response
  - Less susceptible to noise

# Layout Guideline

- The two ground planes (AGND and PGND) of LM5036 device should be tied together with a short and direct connection to avoid jitter due to relative ground bounce. The connection point could be at the negative terminal of the input power supply.
- The VIN, VCC, REF pin capacitors, and CS\_NEG resistor should be tied to PGND plane. UVLO, ON\_OFF, RT, RON, RD1 and RD2 resistors, RAMP, RES, SS and SSSR capacitors, and the thermal pad should all be tied to AGND plane.
- SW and SW\_AUX are switching nodes which switch rapidly between VIN and GND every cycle which are sources of high dv/dt noise. Therefore, large SW/SW\_AUX node area should be avoided.
- The differential current sense signals at CS\_POS and CS\_NEG pins should be routed in parallel and close to each other to minimize the common-mode noise.
- The area of the loop formed by the main feedback control signal traces (COMP and REF) should be minimized in order to reduce the noise pick up. This can be accomplished by placing the COMP and REF signal traces on top of each other in adjacent PCB layers. In addition, the main feedback control signal traces should be routed away from the SW\_AUX switching node to avoid high dv/dt noise coupling.
- The gate drive outputs (LSG and HSG) should have short and direct paths to the power MOSFETs to minimize parasitic inductance in the gate driving loop.
- The VCC and REF decoupling capacitors should be placed close to their respective pins with short trace inductance. Low ESR and ESL ceramic capacitors are recommended for the boot-strap, VCC and the REF capacitors.
- A decoupling capacitor should be placed close to the IC, directly across VIN and PGND pins. The connections to these two pins should be direct to minimize the loop area which carries switching currents.
- The boot-strap capacitors required for the high-side gate drivers of the half-bridge converter and auxiliary supply should be located close to the IC and connected directly to the BST/BST\_AUX and SW/SW\_AUX pins.
- The area of the switching loop of the power stage consisting of input capacitor, capacitive divider, transformer, and the primary MOSFETs should be minimized.

TI Information – Selective Disclosure





Figure 50. LM5036 PCB Layout Example

# HALF BRIDGE & ACTIVE CLAMP FORWARD


# Active Clamp Forward or Half-Bridge

	Active Clamp Forward	Half-Bridge
BOM	+ larger output inductor + clamp capacitor	+ HS drive (LM5036 included) + Splitter capacitors + SR control needed (LM5036 included)
Efficiency	+ Partial ZVS operation gives efficiency advantage at VIN(max)	+ Higher max duty gives efficiency advantage at VIN(min)
Power Density	Good	Better (if not thermally limited at VIN(max))
SR	Direct SR drive is possible	Direct SR drive is not possible. (LM5036 includes SR output)
Regulated Pre-biased	Possible	Possible (LM5036 included)
Protection	Good (Peak CM control)	Pulse matching needed during Peak CM control (LM5036 included)
Transient Response	Good (due to clamp cap charging)	Better

# Active Clamp Forward vs Half-Bridge



**LM5036 EVM** fsw = 400kHz  
36V-75V / 12V 100W design



**UCC2897A ACF PMP7451** fsw=300kHz  
36V-75V / 12V 120W design

TI Information – Selective Disclosure

[Support: E2E AC/DC and Isolated DC/DC Power Forum](#)

 **TEXAS INSTRUMENTS**




# TI Half-Bridge and Active Clamp Controller Positioning

	Hard-switched Half-bridge/Full-Bridge					Active Clamp Forward			
Features/Standards	<a href="#"><u>LM5036</u></a>	<a href="#"><u>LM5039</u></a>	<a href="#"><u>LM5035/B/C</u></a>	<a href="#"><u>UCC28250</u></a> <a href="#"><u>UCC28251</u></a>	<a href="#"><u>LM5045</u></a> <a href="#"><u>(Full-Bridge)</u></a>	<a href="#"><u>UCC2897A</u></a>	<a href="#"><u>LM5025</u></a>	<a href="#"><u>LM5026</u></a>	<a href="#"><u>LM5034</u></a> <a href="#"><u>(Interleaved)</u></a>
Typical supporting power range	Half-bridge: 100W – 500W Full-bridge: 500W+					30W – 200W			200W+
Integrated 100V Auxiliary Bias Supply to power on IC/components at primary and secondary sides	YES	NO							
Fully Regulated Soft Start (FRSS) into Pre-biased Load (PBL)	YES	NO	NO	FRSS/PBL assumes on primary side	FRSS/PBL	NO	NO	NO	NO
Enhanced Cycle by Cycle Current Limiting with Pulse Matching	YES	CBC + Avg Current Limit	CBC/ <del>PulseMatch</del>	YES	NA (Full Bridge)	NA	NA	NA	NA
High Voltage Startup	100V	105V	105V	NO	100V	110V	90V	100V	100V
Control Mode	Voltage	Voltage	Voltage	Voltage or Current	Voltage or Current	Current	Voltage	Current	Current
Integrated MOSFET Drivers	2A	2A	2A	NO	2A	2A	3A	2A	3A
5V Synchronous Rectifier Outputs	YES	NO	Only LM5035C	NO	YES	NA	NA	NA	NA
Programmable Hiccup Mode OCP	YES	YES	YES	YES	YES	CM	CM	CM	CM
Programmable Line UVLO and OVP	YES	<del>UVLO/OVP</del>	YES	<del>UVLO/OVP</del>	YES	YES	<del>UVLO/OVP</del>	<del>UVLO/OVP</del>	<del>UVLO/OVP</del>
Resistor Programmable Oscillator Frequency up to 2MHz	YES	YES	YES	NO, up to 1.4MHz Only	YES	NO (1MHz)	NO (1MHz)	NO (1MHz)	YES


TI Information – Selective Disclosure

# MORE INFORMATION

# Function Block Diagram



## Simplified Application




# UCC21225A Overview

## A closer look at the UCC21225A

- Universal: Dual Low-Side, Dual High-Side or Half-Bridge driver
- 5 x 5 mm, Space-Saving LGA-13 Package
- 6A/4A Sink/Source current capability
- 19ns propagation delay typ.
- Typical over 100V/ns CMTI
- Up to 5MHz operation
- 2.5kV basic isolation
- 700V channel to channel isolation
- <1ns pulse width distortion and delay matching, typ.
- 3~18V wide input range, and 6.5~25V wide output voltage range
- Programmable overlap, and interlock/delay time from 0ns~5us
- Fail safe with output low
- Isolation Barrier Life >40 Years
- UVLO options: 5V, 8V
- Pin-2-Pin compatible to industry standard

Functional Block Diagram



# Support

- 24 hour reply at TI E2E Forum: [AC/DC and Isolated DC/DC Power Forum](#)

TI E2E™ Community > Forums Blogs Groups TI Training

Audio  
Processors  
DLP® Products  
OMAP™ Applications Processors (Read Only)

Amplifiers  
Clock & Timing  
Embedded Software  
**Power Management**

RF & Microwave  
Data Converters  
Interface  
Sensor Products

Site Support  
Motor Drivers  
Isolation  
Haptics & Touch

Switches & Multiplexers  
Development Tools  
Logic  
Wireless Connectivity

Applications  
Digital Signal Processors (DSP)  
Microcontrollers  
Archive

AC/DC and Isolated DC/DC Power

Battery Management

Digital Power

Gallium Nitride (GaN) solutions

LCD/OLED Display Bias Solutions

LED Driver

Linear Regulators

NexFET™ Power MOSFETs

Non-Isolated DC/DC

PMIC

Power Modules

Power Over Ethernet

Power Switches and Power Path Protection

Sequencers

SIMPLE SWITCHER®

Supervisor and Reset IC


Voltage References

Wireless Power

AC/DC and Isolated DC/DC Power Forum supports following controllers and converters:

- Flyback
- Forward, push-pull
- LLC
- Half-bridge, full-bridge
- General purpose PWM
- PFC controller
- SR

Forum

 TEXAS INSTRUMENTS

## More Technical Resources

## Training Videos

## High Volt Interactive Training Series

### High Volt Interactive Training Series

- 1. High Voltage training topics
- 1.1. Mastering the Art and Fundamentals of High Voltage Gate Driver Design
- 1.2. Power Loss and Thermal Considerations for Gate Drivers
- 1.3. Implementation and Design Constraints of High Voltage Gate Drivers
- 1.4. High Side Bias Supply Challenges and Solutions in Half-Bridge Gate Drivers
- 1.5. Mastering the Isolated Gate Driver Robustness – A Deep Dive of CMTI
- 1.6. PIC for not dummys
- 1.7. A new way to PIC and an even better way: Bi-MOS
- 1.8. Multiple Output Flybacks: How to Improve Cross Regulation

### 1.13 When to Consider General Purpose PWM controllers with Peter Mooney

High **VOLT** Interactive


#### 5Vout, 1Aout, AC-DC Fly-Buck™ Converter PMP1083

UC3842

- How to select ACDC Fly-Buck
- How to select MOSFET
- Load Reg. vs. Load
- Load Reg. vs. Input
- Load Reg. vs. Output
- Use of standard components

Watch the next video in the series:

## Offline and Isolated DC/DC Controllers and Converters




## How to Design Multi-kW DC/DC Converters for Electric Vehicles (EVs) - EV System Overview

**Date:** April 13, 2017  
**Duration:** 13:25

This training session is intended to give an overview of the power systems used in Electric Vehicles (EV).

---




## How to Design Multi-kW DC/DC Converters for Electric Vehicles (EVs) - Introduction to Battery Charging

**Date:** April 13, 2017  
**Duration:** 06:13

This training session is an introduction to the main features of battery chargers for Electric Vehicle applications.

# Power Supply Design Seminar

## TI Power Supply Design Seminar Resources



### Search all seminar-related materials

Topic

Select Topic




























Keywords

Year/52MM#

Select Year/52MM#

Search

Results 1 - 25 of 108
View per 25 per page
< 1 2 3 4 5

Title	Year	White Paper	Presentations	Videos
Survey of resonant converter topologies	2017/18			
Control and design challenges for synchronous rectifiers	2017/18			
Comparison of GaN- and silicon FET-based active clamp flyback converters	2017/18			
Power solutions for class-D audio amplifiers	2017/18			
Common mistakes in DC/DC converters and how to fix them	2017/18			
Considerations for reducing loop gain in power supplies	2017/18			
Design of a high-frequency series capacitor buck converter	2016/17			
Flyback transformer design considerations of efficiency and EMI	2016/17			
Switch-mode power converter compensation made easy	2016/17			

## Reference Designs Applications & designs

## Search Power Designs by Parameters

[illegible]

## Applications & designs

[illegible]

**PWM, PFC controllers at ti.com**  
**E2E Forum**

## PWM Controller

General Purpose PWM	Flyback	Active Clamp Forward	Push-Pull
Reduce your design cycle time with multi-technology configuration support	Dedicated Power MOSFET controllers for Flyback that reduce size and improve performance	Simple design with high efficiency and performance for power levels up to 200W	Optimized for low input and output inductance on high current applications with 100-500W power levels
<a href="#">Explore products</a>	<a href="#">Explore products</a>	<a href="#">Explore products</a>	<a href="#">Explore products</a>
Half-Bridge	LLC	Full-Bridge	Phase Shifted Full-Bridge
Applications up to 500W with higher Vds for your design	Zero-Voltage switching that allows for high efficiency and improved EMI performance in applications up to 100W	Increase your power density in high power applications above 500W	Optimize efficiency with zero-voltage switching and soft-switching to several kilowatts
<a href="#">Explore products</a>	<a href="#">Explore products</a>	<a href="#">Explore products</a>	<a href="#">Explore products</a>

# PFC Controller

Single phase 2M	Interleaved 2M	Single phase 2CM	Interleaved 2CM
<p>New portfolio of PFC controllers for low and medium power applications providing excellent light load efficiency and low standby power over all conditions</p> <p><a href="#">See products</a></p>	<p>Industry led portfolio of 2-phase 2M PFC controllers provide lowest medium power for slim profile applications</p> <p><a href="#">See products</a></p>	<p>Competitive portfolio of 2CM PFC controllers for medium to high power applications for smaller footprint and easier layout options</p> <p><a href="#">See products</a></p>	<p>High performing portfolio of 2-phase 2CM PFC controllers for high power factor and low current distortions that can also be implemented in BridgePFCs.</p> <p><a href="#">See products</a></p>

## E2E AC/DC and Isolated DC/DC

**Two phase interleaved BUCK topology IC**

✓ Resolved • 4 Replies • 79 Views

Latest post by [John Collins](#)  
 May 16, 2018 12:17 AM  
 Posted in [AC/DC](#) and [Isolated DC/DC Power](#)  
[Forum](#)

---

**Negative 48V to positive 48V solution**

1 Reply • 23 Views

Latest post by [John Collins](#)  
 May 16, 2018 10:06 AM  
 Posted in [AC/DC](#) and [Isolated DC/DC Power](#)  
[Forum](#)

---

**UC2902: Confirm R0JA, R0JC specification**

1 Reply • 10 Views

Latest post by [John Collins](#)  
 May 16, 2018 12:17 AM  
 Posted in [AC/DC](#)  
[Forum](#)

# Thank you