

Low-Cost, Integrated Analog Front-End for Weight-Scale and Body Composition Measurement

 查询样品: **AFE4300**

特性

- 体重计前端:
 - 支持高达 **4** 个负载单元输入
 - 针对比例式测量的片载负载单元 **1.7V** 激励电压
 - **68nVrms** 输入等效噪声 (**0.1Hz** 至 **2Hz**)
 - 最佳线性: 满量程的 **0.01%**
 - 体重计测量: **540 μ A**
- 组成部分前端:
 - 支持高达 **3** 个双向四电极波 (**Tetra-Polar**) 复杂阻抗测量
 - **6** 位, **1** 每秒百万次采样 (**MSPS**) 正弦波生成数模转换器 (**DAC**)
 - **375 μ Arms**, $\pm 20\%$ 激励源
 - 动态范围: **0 Ω** 至 **2.8k Ω**
 - 在 **2Hz** 带宽 (**BW**) 中的 **0.1 Ω** 测量均方根 (**RMS**) 噪声
 - 体成分测量: **970 μ A**
- 模数转换器 (**ADC**):
 - **16** 位, **860** 次每秒采样 (**SPS**)
 - 电源电流: **110 μ A**

应用范围

- 带有体成分测量的体重计


说明

AFE4300 是一款低成本模拟前端, 此模拟前端组装有两个独立的信号链: 一个信号链用于体重计 (WS) 测量, 而另外一个信号链用于体成分测量 (BCM) 分析。一个 16 位, 860SPS 模数转换器 (ADC) 在两个信号链间复用。体重测量信号链包括一个可由外部电阻器设定增益的仪器放大器 (INA), 之后是一个用于偏移校正的 6 位数模转换器 (DAC), 和一个驱动外部桥/负载单元 (有一个用于比例式测量的 1.7V 固定电压) 的电路。

AFE4300 还可使用一个进入人体的正弦电流来测量体成分。此正弦电流由一个内部图形成生成器和一个 6 位, 1MSPS DAC 生成。一个电压电流转换器将这个正弦电流应用在两个端子之间的人体上。在这两个端子上生成的电压是由人体的阻抗生成的, 此电压由一个差分放大器测量、整流、并且它的振幅由 16 位 ADC 提取并测量。

AFE4300 运行电压范围从 2V 至 3.6V, 额定温度从 0°C 至 +70°C, 并采用薄型四方扁平 (TQFP)-80 封装。

功能方框图



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI is a trademark of Motorola Inc..



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE INFORMATION⁽¹⁾

- (1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet, or visit the device product folder at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating free-air temperature range (unless otherwise noted).

		AFE4300	UNIT
Voltage range	AVDD to AVSS	–0.3 to +4.1	V
	Any pin	–0.3 to AVDD + 0.3	V
Diode current at any device pin		±2	mA
Maximum operating junction temperature, T _J max		+105	°C
Storage temperature range, T _{stg}		–25 to +85	°C
Storage humidity		10% to 90%	Rh
Electrostatic discharge ratings	Humand body model (HBM)	2000	V
	Charged device model (CDM)	1000	V

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
AVDD	Supply voltage	2		3.6	V
AVSS	Supply voltage		0		V
f _{CLK}	External clock input frequency		1		MHz
T _A	Ambient temperature range	0		+70	°C

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		AFE4300	UNITS
		PN (TQFP)	
		80 PINS	
θ _{JA}	Junction-to-ambient thermal resistance	50.5	°C/W
θ _{JCtop}	Junction-to-case (top) thermal resistance	14.2	
θ _{JB}	Junction-to-board thermal resistance	25.3	
ψ _{JT}	Junction-to-top characterization parameter	0.5	
ψ _{JB}	Junction-to-board characterization parameter	24.9	
θ _{JCbot}	Junction-to-case (bottom) thermal resistance	N/A	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com).

ELECTRICAL CHARACTERISTICS: Front-End Amplification (Weight-Scale Signal Chain)

Over operating free-air temperature range, AVDD – AVSS = 3 V, G1 = 183, and G2 = 1, unless otherwise noted.

PARAMETER	TEST CONDITIONS	AFE4300			UNIT	
		MIN	TYP	MAX		
BRIDGE SUPPLY						
V _(VLDO)	Output voltage (bridge supply voltage)		1.7		V	
I _O	Output current	Current capability		20	mA	
		Short-circuit protection		100	mA	
t _{STBY}	Enable/disable time	With 470 nF cap on VLDO pin	1		ms	
AMPLIFICATION CHAIN						
	Offset error	With offset correction DAC disabled	80		μV	
	Offset drift vs temperature	With offset correction DAC disabled	0.25		μV/°C	
	Input bias current		±70		fA	
	Input offset current		±140		fA	
V _n	Noise voltage, equivalent input	G1 = 183, 0.01 Hz < f < 2 Hz	68		nVrms	
I _n	Noise current, equivalent input	f = 10 Hz	100		fA/√Hz	
Z _{id}	Differential input impedance		100 4		GΩ pF	
Z _{ic}	Common-mode input impedance		100 8		GΩ pF	
CMRR	Input common-mode rejection ratio	G1 = 183	95		dB	
INL _{WS}	Gain nonlinearity	From input to digital output (including ADC)	0.01		% of FS ⁽¹⁾	
		First-stage gain equation	(1 + 2 × 100k / R _G)		V/V	
t _{up}	Power-up time	From power up to valid reading	1		ms	
R1	Internal feedback resistors		95	100	105	kΩ
Gain2	Second-stage gain settings		1, 2, 3, 4			
		Total gain error	±5%			
	Offset DAC number of bits		6		Bits	
I _{DAC}	Full-scale offset DAC output current		±6.5		μA	

(1) FS = full-scale.

ELECTRICAL CHARACTERISTICS: Body Composition Measurement Front-End

Over operating free-air temperature range, AVDD – AVSSS = 3 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	AFE4300			UNIT
		MIN	TYP	MAX	
WAVEFORM GENERATOR					
DAC resolution			6		Bits
DAC full-scale voltage	Common mode voltage = 0.9 V		1		V _(PP)
DAC sample rate			1		MSPS
BW _{LPF}	–3 dB bandwidth of the 2nd-order low-pass filter		150 ±30		kHz
R1	Internal current-setting resistor		1.5 ±20%		kΩ
DEMODULATION CHAIN					
Input Impedance			50		kΩ
Gain	From impedance to dc output of demodulator, IQ Mode & FWR mode		0.72		V/kΩ
Gain error (without calibration)	FWR mode and I/Q mode		2.5		% of FS
Offset error (without calibration)	FWR mode and I/Q mode		±5		mV
CMRR	Common-mode rejection ratio		75		dB
Nonlinearity	0Ω to 1.25 kΩ range		0.15		% of FS
	0Ω to 2.50 kΩ range		3		% of FS
BW _{DEM0D}	Rectifier bandwidth	Internal resistor = 5 kΩ, external capacitor = 4.7 μF	3.5 ±20%		Hz
	Output noise at rectifier output	20-kHz waveform, noise integrated from 0.01 Hz to 2 Hz	15		μVrms

ELECTRICAL CHARACTERISTICS: Analog-to-Digital Converter

Over operating free-air temperature range, AVDD – AVSS = 3 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	AFE4300			UNIT
		MIN	TYP	MAX	
ANALOG-TO-DIGITAL CONVERTER					
	ADC input voltage range	At the input of the ADC (after PGA)			V
V _{IN}	Full-scale input voltage	At the input of the PGA			V
V _{REF}	Reference voltage				V
R _{ON(max)}	Input multiplexer on-resistance	0 V ≤ V _{AAUX} ≤ AVDD			kΩ
	AAUX input impedance				MΩ
f _{DR}	Output data rate	8		860	SPS
	Resolution	16			Bits
E _I	Integral linearity error	Best fit, DR = 8 SPS			LSB
E _O	Offset error	Differential inputs			LSB
		Single-ended inputs			LSB
E _G	Gain error				
V _{BAT_MON}	Battery monitor output				V
I _{BAT_MON}	Battery monitor current consumption				μA
I _{BAT_MON_ACC}	Battery monitor accuracy				
POWER CONSUMPTION					
Supply Current	Power-down current				μA
	Sleep-mode current				μA
	Weight-scale chain measurements				μA
	Body-composition measurements				μA
	Auxillary-channel measurements				μA

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, AVDD – AVSS = 3V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL INPUT/OUTPUT					
V _{IH}	High-level input voltage	0.75AVDD		AVDD	V
V _{IL}	Low-level input voltage	AVSS		0.25AVDD	V
V _{OH}	High-level output voltage	I _{OL} = 1 mA			V
V _{OL}	Low-level output voltage	I _{OL} = 1 mA			V
I _{IN}	Input current				μA

SPI TIMING CHARACTERISTICS




Figure 1. Serial Interface Timing

TIMING REQUIREMENTS: SERIAL INTERFACE TIMING

At $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$ and $V_{DD} = 2\text{ V}$ to 3.6 V , unless otherwise noted.


SYMBOL	DESCRIPTION	MIN	MAX	UNIT
t_{CSSC}	$\overline{\text{STE}}$ low to first SCLK setup time ⁽¹⁾	100		ns
t_{SCLK}	SCLK period	250		ns
t_{SPWH}	SCLK pulse width high	100		ns
t_{SPWL}	SCLK pulse width low	100		ns
t_{DIST}	Valid SDIN to SCLK falling edge setup time	50		ns
t_{DIHD}	Valid SDIN to SCLK falling edge hold time	50		ns
t_{DOPD}	SCLK rising edge to valid new SDOUT propagation delay ⁽²⁾		50	ns
t_{DOHD}	SCLK rising edge to DOUT invalid hold time	0		ns
t_{CSDOD}	$\overline{\text{STE}}$ low to SDOUT driven propagation delay	100		ns
t_{CSDOZ}	$\overline{\text{STE}}$ high to SDOUT Hi-Z propagation delay	100		ns
t_{CSH}	$\overline{\text{STE}}$ high pulse	200		ns
t_{SCCS}	Final SCLK falling edge to $\overline{\text{STE}}$ high	100		ns

(1) $\overline{\text{STE}}$ can be tied low.

(2) DOUT load = 20 pF || 100 kΩ to DGND.

PIN CONFIGURATION

PN PACKAGE TQFP-80 (TOP VIEW)



PIN ASSIGNMENTS

PIN		INPUT/ OUTPUT	DESCRIPTION
NAME	NUMBER		
AAUX1	15	I	Auxiliary input to the ADC
AAUX2	51	I	Auxiliary input to the ADC
AVDD	18, 46, 80		Supply (3.3 V)
AVSS	1, 6, 9, 14, 21, 32, 45, 60, 77	—	Ground
CLK	79	I	1-MHz clock
DAC_FILT_IN	20	I	Current generator input. Connect ac blocking capacitor between this pin and pin 19.
DACOUT	19	O	DAC output. Connect ac blocking capacitor between this pin and pin 20.

PIN ASSIGNMENTS (continued)

PIN		INPUT/ OUTPUT	DESCRIPTION
NAME	NUMBER		
INM1 to INM4	3, 5, 11, 13	I	Instrumentation amplifier differential inputs for each of the four weight-scale channels
INP1 to INP4	2, 4, 10, 12	I	
INM_R	8	—	Connection of gain setting resistor for the instrumentation amplifier
INP_R	7	—	
IOUT5 to IOUT0	22, 23, 24, 25, 26, 27	O	Current source output to electrodes
NC	43, 44, 52, 55, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 78	—	Do not connect
OUTM_I_FILT	47	—	I channel demodulator low pass filter, connect 10 μ F between both pins
OUTP_I_FILT	48	—	
OUTM_Q_FILT	49	—	Q channel demodulator low pass filter, connect 10 μ F between both pins
OUTP_Q_FILT	50	—	
$\overline{\text{RDY}}$	59	O	Data ready
RN1, RN0	30, 31	O	Current source output to calibration resistors
RP1, RP0	28, 29	O	
$\overline{\text{RST}}$	53	I	Reset. 0: reset, 1: normal operation.
$\overline{\text{STE}}$	54	I	SPI enable. 0: shift data in, 1: disable.
SCLK	58	I	Clock to latch input data (negative edge latch)
SDIN	57	I	Serial data input
SDOUT	56	O	Serial data output
VLDO	16	O	LDO output to supply the bridges (~ 1.7 V), Connect 470 nF to AVSS
VREF	17	O	Reference voltage (connect 470 nF to AVSS)
VSENSEN_R1, VSENSEN_R0	41, 42	I	Input to differential amplifier from calibration resistors
VSENSEP_R1, VSENSEP_R0	39, 40	I	
VSENSE5 to VSENSE0	33, 34, 35, 36, 37, 38	I	Input to differential amplifier from electrode

TYPICAL CHARACTERISTICS

All measurements at room temperature with AVDD = 3 V, unless otherwise specified.




Figure 2. Weight-Scale Chain Noise vs Frequency




Figure 3. Weight-Scale Chain Nonlinearity




Figure 4. BCM DAC Output Current Distribution




Figure 5. Body Impedance to Output Voltage Transfer Curve

OVERVIEW

The AFE4300 is a low-cost, integrated front-end designed for weight scales incorporating body-composition measurements. The AFE4300 integrates all the components typically used in a weight scale. It has two signal chains: one for weight scale measurements and the other for body composition measurements. Both signal chains share a 16-bit, delta-sigma converter that operates at a data rate of up to 860 SPS. This device also integrates a reference and a low-dropout regulator (LDO) that generates a 1.7-V supply that can be used as the excitation source for the load cells, thus simplifying ratiometric measurements. Both the signal chains use a single DAC. The DAC is used to generate the dc signal for load-cell offset cancellation in the weight-scale chain. The same DAC is also used to generate the sine-wave modulation signal for the body-composition signal chain. Therefore, only one of the two signal chains can be activated at a time (using the appropriate register bits).

Two unique features of the AFE4300 are that it provides an option for connecting up to four separate load cells, and supports tetrapolar measurements with I/Q measurements.




Figure 6. Block Diagram

THEORY OF OPERATION

This section describes the details of the AFE4300 internal functional elements. The analog blocks are reviewed first, followed by the digital interface. The theory behind the body-composition measurement using the full-wave rectification method and the I/Q demodulation method are also described. The analog front-end is divided in two signal chains: a weight-measurement chain and a body-composition measurement front-end chain; both use the same 16-bit ADC and 6-bit DAC.

Throughout this document:

- f_{CLK} denotes the frequency of the signal at the CLK pin.
- t_{CLK} denotes the period of the signal at the CLK pin.
- f_{DR} denotes the output data rate of the ADC.
- t_{DR} denotes the time period of the output data.
- f_{MOD} denotes the frequency at which the modulator samples the input.

WEIGHT-SCALE ANALOG FRONT-END

Figure 7 shows a top-level view of the front-end section devoted to weight-scale measurement. The weight-scale front-end has two stages of gain, with an offset correction DAC in the second gain stage. The first-stage gain is set by the external resistor and the second-stage gain is set by programming the internal registers. For access and programming information, see the [REGISTERS](#) section.




Figure 7. Weight-Scale Front-End

Though not shown in the diagram, an antialiasing network is required in front of the INA to filter out electromagnetic interference (EMI) signals or any other anticipated interference signals. A simple RC network should be sufficient, combined with of the attenuation provided by the on-chip decimation filter.

An internal reference source provides a constant voltage of 1.7 V at the VLDO output to drive the external bridge. The output of the bridge is connected to an INA (first stage). The first-stage gain (A_1) is set by the external resistor (R_G) and the 100-k Ω ($\pm 5\%$) internal feedback resistors (R_{FB1}) as shown in [Equation 1](#):

$$A_1 = (1 + 2 \times 100k / R_G) \quad (1)$$

The second-stage gain (A_2) is controlled by feedback resistors R_{FB2} , which have four possible values: 80 k Ω , 160 k Ω , 240 k Ω , and 320 k Ω . Because the gain is $R_F / 80$ k Ω , the gain setting can be 1, 2, 3, or 4. See the [REGISTERS](#) section for details on setting the appropriate register bits.

Input Common mode Range

The usable input common mode range of the weight-scale front-end depends on various parameters, including the maximum differential input signal, supply voltage, and gain. The output of the first-stage amplifier must be within 250 mV of the power supply rails for linear operation. The allowed common-mode range is determined by Equation 2:

$$AVDD - 0.25 - \frac{GAIN \times V_{MAX_DIFF}}{2} > CM > AVSS + 0.25 + \frac{GAIN \times V_{MAX_DIFF}}{2}$$

Where:

- V_{MAX_DIFF} = maximum differential input signal at the input of the first gain stage,
- CM = Common-mode range. (2)

For example, if $AVDD = 2\text{ V}$, the first stage gain = 183, and $V_{MAX_DIFF} = 7.5\text{ mV}$ (dc + signal), then:

$$1.06\text{ V} > CM > 0.936\text{ V}$$

Input Differential Dynamic Range

The max differential (INP – INN) signal depends on the analog supply, reference used in the system. This range is shown in Equation 3:

$$\text{MAX}(\text{INP} - \text{INN}) < \frac{V_{REF}}{GAIN}; \text{ Full-Scale Range} = 2 \times \frac{V_{REF}}{GAIN} \quad (3)$$

The gain in Equation 3 is the product of the gains of the INA and the second-stage gain. The full-scale input from the bridge signal typically consists of a differential dc offset from the load cell plus the actual weight signal. Having a high gain in the first stage helps minimize the effect of the noise addition from the subsequent stages. However, make sure to choose a gain that does not saturate the first stage with the full-scale signal. Also, the common-mode of the signal must fall within the range, as per Equation 2.

Offset Correction DAC

One way to increase the dynamic range of the signal chain is by calibrating the inherent offset of the load cell during the initial calibration cycle. The offset correction is implemented in the second stage with a 6-bit differential DAC, where each output is a mirror of the other and can source or sink up to 6.5 μA . The effect at the output of the second stage is an addition of up to $\pm 6.5\ \mu\text{A} \times 2 \times R_{FB2}$. This is equivalent to a voltage at the input of the second stage (A+ / A–) of up to $\pm 6.5\ \mu\text{A} \times 2 \times 80\ \text{k}\Omega = \pm 1\ \text{V}$, when $R_{FB2} = 80\ \text{k}\Omega$. Notice that this has no effect in avoiding the first-stage saturation. Because the offset correction DAC is a 6-bit DAC, the offset compensation step is $2\ \text{V} / 2^6 = 31.2\ \text{mV}$ when referred to the input of the second stage.

Offset Correction Example

As an example, use a bridge powered from 1.7 V with 1.5 mV/V sensitivity and a potential offset between –4 mV and 4 mV. Worst case, the maximum signal is 4 mV of offset plus $1.7 \times 1.5\ \text{mV/V} = 2.55\ \text{mV}$ of signal, for a total of 6.55 mV. The bridge common-mode voltage is –0.85 V. The maximum excursion is $0.85\ \text{V} - 0.25\ \text{V} = 0.6\ \text{V}$ (bottom rail) single-ended, on each output (A+ or A–). Therefore, $\pm 1.2\ \text{V}$ differentially at the output of the first stage prevents saturation. This result means that the first stage can have up to a gain of $1.2\ \text{V} / 6.55\ \text{mV} = 183$.

Using this same example, the swing at the output of the first stage corresponding only to the potential offset range is $183 \times \pm 4\ \text{mV} = \pm 0.732\ \text{V}$. This swing can be completely removed at the output of the second stage by the offset correction (because it has a $\pm 1\text{-V}$ range) except for a maximum error of 31.2 mV.

BODY COMPOSITION MEASUREMENT ANALOG FRONT-END

Body composition is traditionally obtained by measuring the impedance across several points on the body and matching the result in a table linking both the impedance measured and the body composition. This table is created by each manufacturer and is usually based on age group, sex, weight, and other parameters.

The body impedance that we want to measure, $Z(f)$, is a function of the excitation frequency, and can be represented by polar or cartesian notations:

$$Z(f) = |Z(f)| \cdot e^{j\theta(f)} = R(f) + jX(f)$$

where:

- $|Z| = \text{sqrt}(R^2 + X^2)$
 - $\theta = \text{arctg}(X/R)$
- (4)

The AFE4300 provides two options for body impedance measurement: ac rectification and I/Q demodulation. Both options work by injecting a sinusoidal current into the body and measuring the voltage across the body. The portion of the circuit injecting the current into the body is the same for each of those options. The difference, however, lies in how the measured voltage across the impedance is processed to obtain the final result.

AC Rectification

Figure 8 shows the portion of the AFE4300 devoted to body composition measurement in the RMS detector mode.




Figure 8. BCM in AC Rectifier Mode

The top portion of [Figure 8](#) represents the current-injection circuit. A direct digital synthesizer (DDS) generates a sinusoidal digital pattern with a frequency obtained by dividing a 1-MHz clock with a 10-bit counter. The digital pattern drives a 6-bit, 1-MSPS DAC. The output of the DAC is filtered by a 150-kHz, second-order filter to remove the images, followed by a series external capacitor to block the dc current and avoid any dc current injection into the body. The output of the filter (after the dc blocking capacitor) drives a resistor setting the amplitude of the current to be injected in the body, as shown in [Equation 5](#):

$$I(t) = VDAC / R1 = A \sin(\omega_0 t) \quad (5)$$

The tolerance of the resistor is $\pm 20\%$; therefore, the resistor and the DAC amplitude are set so that the current injected is 375 μ Arms when all the elements are nominal. With a +20% error, the source is 450 μ Arms, and still below the 500 μ Arms limit.

Current flows into the body through an output analog multiplexer (mux) that allows the selection of up to six different contact points on the body. The same mux allows the connection of four external impedances for calibration. The current crosses the body impedance and a second mux selects the return path (contact) on the body, closing the loop to the output of the amplifier.

At the same time that the current is injected, a second set of multiplexers connects a differential amplifier across the same body impedance in order to measure the voltage drop created by the injected current, shown by [Equation 6](#):

$$v(t) = A|Z|\sin(\omega_0 t + \theta) \quad (6)$$

where Z and θ are the module and phase of the impedance at ω_0 , respectively.

The output of the amplifier is routed to a pair of switches that implement the demodulation at the same frequency as the excitation current source in order to drive the control of those switches. This circuit performs a full-wave rectification of the differential amplifier output and a low-pass filter at its output, recovers the dc level, and finally routes it to the same 16-bit digitizer used in the weight-scale chain.

$$DC = \frac{2}{T} \int_{T/2} A|Z|\sin(\omega_0 t + \theta) dt = \frac{2A|Z|}{\pi} \quad (7)$$

Ultimately, the dc output is proportional to the module of the impedance. The proportionality factor can be obtained through calibration with the four external impedances. Although, with one single frequency or measurement, only the module of the impedance can be obtained; two different frequencies could be used to obtain both the real and the imaginary parts.

$$LO_1(t) = \frac{4}{\pi} (\sin(\omega_0 t) + \frac{1}{3} \sin(3\omega_0 t) + \frac{1}{5} \sin(5\omega_0 t) + \dots) \quad (9)$$

Therefore, the output voltage of the mixer is as shown in [Equation 10](#):

$$I(t) = A|Z| \frac{4}{\pi} (\sin(\omega_0 t + \theta) \sin(\omega_0 t) + \frac{1}{3} \sin(\omega_0 t + \theta) \sin(3\omega_0 t) + \frac{1}{5} \sin(\omega_0 t + \theta) \sin(5\omega_0 t) + \dots)$$

Where $I(t)$ = in-phase output (not to be confused with $i(t)$, the current injected in the impedance). (10)

Applying fundamental trigonometry gives [Equation 11](#):

$$\sin a \sin b = -\frac{1}{2} \cos(a + b) + \frac{1}{2} \cos(a - b) \quad (11)$$

Each product of sinusoids can be broken up in an addition of two sinusoids. [Equation 12](#) shows the first term:

$$\sin(\omega_0 t + \theta) \sin(\omega_0 t) = \frac{1}{2} \cos(\omega_0 t + \theta - \omega_0 t) - \frac{1}{2} \cos(\omega_0 t + \omega_0 t + \theta) = \frac{1}{2} \cos(\theta) - \frac{1}{2} \cos(2\omega_0 t + \theta) \quad (12)$$

[Equation 13](#) shows the 2nd product:

$$\sin(\omega_0 t + \theta) \sin(3\omega_0 t) = \frac{1}{2} \cos(\omega_0 t + \theta - 3\omega_0 t) - \frac{1}{2} \cos(3\omega_0 t + \omega_0 t + \theta) = \frac{1}{2} \cos(-2\omega_0 t + \theta) - \frac{1}{2} \cos(4\omega_0 t + \theta) \quad (13)$$

And so on. Performing the same analysis on the Q side, the output voltage of the mixer is shown in [Equation 14](#):

$$Q(t) = A|Z| \frac{4}{\pi} (\sin(\omega_0 t + \theta) \cos(\omega_0 t) + \frac{1}{3} \sin(\omega_0 t + \theta) \cos(3\omega_0 t) + \frac{1}{5} \sin(\omega_0 t + \theta) \cos(5\omega_0 t) + \dots) \quad (14)$$

Again, applying fundamental trigonometry gives [Equation 15](#):

$$\sin a \cos b = \frac{1}{2} \sin(a + b) + \frac{1}{2} \sin(a - b) \quad (15)$$

Each of the products can be broken up into sums. Starting with the first product, as shown in [Equation 16](#):

$$\sin(\omega_0 t + \theta) \cos(\omega_0 t) = \frac{1}{2} \sin(2\omega_0 t + \theta) + \frac{1}{2} \sin(\theta) \quad (16)$$

And so on. Note that on $I(t)$ as well as on $Q(t)$, all the terms beyond the cutoff frequency of the low-pass filter at the output of the mixers (setup by the two 1-k Ω resistors and an external capacitor) are removed, leaving only the dc terms, giving [Equation 17](#) for I_{DC} and [Equation 18](#) for Q_{DC} :

$$I_{DC} = \frac{2A|Z|}{\pi} \cos(\theta) = K|Z| \cos(\theta) \quad (17)$$

$$Q_{DC} = \frac{2A|Z|}{\pi} \sin(\theta) = K|Z| \sin(\theta) \quad (18)$$

In reality, the LO amplitude is not known (likely, not ± 1) and affects the value of K in [Equation 17](#) and [Equation 18](#). Solving these two equations gives [Equation 19](#):

$$\theta = \arctan \frac{Q_{DC}}{I_{DC}}$$

$$Z = \frac{1}{K} \sqrt{I_{DC}^2 + Q_{DC}^2} \quad (19)$$

In order to account for all the nonidealities in the system, the AFE4300 also offers four extra terminals on the driving side (two to drive, and two for the currents to return) and four extra terminals on the receive/differential-amplifier side. As with RMS mode, these spare terminals allow for connection of up to four external calibration impedances, and they also compute K .

DIGITIZER

The digitizer block includes an analog mux and a 16-bit sigma-delta ADC.

Multiplexer

There are two levels of analog mux. The first level selects from among the outputs of the weight scale, the body composition function, two auxiliary inputs, and the battery monitor. A second mux is used to obtain the measurement of the outputs coming from the first mux, either differentially or with respect to ground (single-ended). Note that when measuring single-ended inputs, the negative range of the output codes are not used. For battery or AVDD monitoring, an internal 1/3 resistor divider is included that enables the measurement using only one reference setting for any battery voltage, thus simplifying the monitoring routine.

Analog-to-Digital Converter

The 16-bit, delta-sigma, ADC operates at a modulator frequency of 250 kHz with an f_{CLK} of 1 MHz. The full-scale voltage of the ADC is set by the voltage at its reference (V_{REF}). The reference can be either the LDO output (1.7 V) for the weight-scale front-end or the internally-generated reference signal (1.7 V) for the BCM front-end.

The decimation filter at the output of the modulator is a single-order sinc filter. The decimation rate can be programmed to provide data rates from 8 SPS to 860 SPS with an f_{CLK} of 1 MHz. Refer to the ADC_CONTROL_REGISTER1 register in the [REGISTERS](#) section for details on programming the data rates. [Figure 10](#) shows the frequency response of the digital filter for a data rate of 8 SPS. Note that the modulator has pass band around integer multiples of the modulator sampling frequency of 250 kSPS. Set the corner frequency of the antialiasing network before the INA so that there is adequate attenuation at the first multiple of the modulator frequency.




Figure 10. Frequency Response

The output format of the ADC is twos complement binary. [Table 1](#) describes the output code versus the input signal, where full-scale (FS) is equal to the V_{REF} value.

Table 1. Input Signal Versus Ideal Output Code

INPUT SIGNAL, V_{IN} ($A_{INP} - A_{INN}$)	IDEAL OUTPUT CODE
$\geq FS (2^{15} - 1)/2^{15}$	7FFFh
$+FS/2^{15}$	0001h
0	0
$-FS/2^{15}$	FFFFh
$\leq -FS$	8000h

Operating Modes

The digitizer of the AFE4300 operates in one of two modes: continuous-conversion or single-shot. In Continuous-Conversion mode, the AFE4300 continuously performs conversions. Once a conversion has been completed, the AFE4300 places the result in the Conversion register and immediately begins another conversion. In Single-Shot mode, the AFE4300 waits until the ADC_PD bit of ADC_CONTROL_REGISTER1 is set high. Once asserted, the bit is set to '0', indicating that a conversion is currently in progress. Once conversion data are ready, the ADC_PD bit reasserts, and the device powers down. Writing a '1' to the ADC_PD bit during a conversion has no effect.

RESET AND POWER-UP

After power up, the device needs to be reset to get all the internal registers to their default state. Resetting the device is done by applying a zero pulse in the $\overline{\text{RST}}$ line for more than 20 ns after the power is stable for 5 ms. After 30 ns, the first access can be initiated (first falling edge of $\overline{\text{STE}}$). As part of the reset process, the AFE4300 sets all of the register bits to the respective default settings. Some of the register bits must be written after reset and power up for proper operation. Refer to the [REGISTERS](#) section for more details. By default, the AFE4300 enters into a power-down state at start-up. The device interface and digital are active, but no conversion occurs until the ADC_PD bit is written to. The initial power-down state of the AFE4300 is intended to relieve systems with tight power-supply requirements from encountering a surge during power-up.

DUTY CYCLING FOR LOW POWER

For many applications, improved performance at low data rates may not be required. For these applications, the AFE4300 supports duty cycling that can yield significant power savings by periodically requesting high data-rate readings at an effectively lower data rate. For example, an AFE4300 in power-down mode with a data rate set to 860 SPS could be operated by a microcontroller that instructs a single-shot conversion every 125 ms (8 SPS). Because a conversion at 860 SPS only requires approximately 1.2 ms, the AFE4300 automatically enters power-down mode for the remaining 123.8 ms. In this configuration, the digitizer consumes about 1/100th the power of the digitizer when operated in Continuous-Conversion mode. The rate of duty cycling is completely arbitrary and is defined by the master controller.

SERIAL INTERFACE

The SPI™-compatible serial interface consists of either four signals ($\overline{\text{STE}}$, SCLK, SDIN, and SDOUT) or three signals (in which case, $\overline{\text{STE}}$ can be tied low). The interface is used to read conversion data, read from and write to registers, and control AFE4300 operation. The data packet (between falling and rising edge of $\overline{\text{STE}}$) is 24 bits long and is serially shifted into SDIN with the MSB first. The first eight bits (MSB) represent the address of the register being accessed and last 16 bits (LSB) represent the data to be stored or read from that address. For the eight bits address, the lower five bits [20:16] are the real address bits. Bit 21 is the read and write bit.

- '0' in bit 21 defines a write operation of the 16 data bits [15:0] into the register defined by the address bits [20:16].
- '1' in bit 21 triggers a read operation of the register defined by the address bits [20:16]. The data are output into SDOUT with every rising edge of SCLK, starting at the ninth rising edge. At the same time, data in SDIN are shifted inside the 16 data bits of that given register. Note that everytime a register is read, it must be rewritten except while reading the data output register.

SPI Enable ($\overline{\text{STE}}$)

The $\overline{\text{STE}}$ pin selects the AFE4300 for SPI communication. This feature is useful when multiple devices share the serial bus. $\overline{\text{STE}}$ must remain low for the duration of the serial communication. When $\overline{\text{STE}}$ is taken high, the serial interface is reset, and SCLK is ignored.

Serial Clock (SCLK)

The SCLK pin features a Schmitt-triggered input and is used to clock data on the DIN and $\overline{\text{RDY}}$ pins into and out of the AFE4300. Even though the input has hysteresis, it is recommended to keep SCLK as clean as possible to prevent glitches from accidentally shifting the data. When the serial interface is idle, hold SCLK low.

Data Input (SDIN)


The data input pin (SDIN) is used along with SCLK to send data to the AFE4300 (opcode commands and register data). The device latches data on SDIN on the falling edge of SCLK. The AFE4300 never drives the SDIN pin. Note that everytime a register is read, it must be rewritten, except while reading the data output register.

Data Output (SDOUT)

The data output and data ready pin ($\overline{\text{RDY}}$) are used with SCLK to read conversion and register data from the AFE4300. In Read Data Continuous mode, $\overline{\text{RDY}}$ goes low when conversion data are ready, and goes high 8 μs before the data ready signal. Data on $\overline{\text{RDY}}$ are shifted out on the rising edge of SCLK. If the AFE4300 does not share the serial bus with another device, $\overline{\text{STE}}$ may be tied low. Note that every time a register is read, it must be rewritten, except while reading the data output register.


Data Ready ($\overline{\text{RDY}}$)

$\overline{\text{RDY}}$ acts as a conversion ready pin in both Continuous-Conversion mode and Single-Shot mode. When in Continuous-Conversion mode, the AFE4300 provides a brief ($\sim 8 \mu\text{s}$) pulse on the $\overline{\text{RDY}}$ pin at the end of each conversion. In Single-Shot mode, the $\overline{\text{RDY}}$ pin asserts low at the end of a conversion. Figure 11 and Figure 12 show the timing diagram for these two modes.



Note 1 : Write ADC_CONTROL_REGISTER[7] = 1, ADC_CONTROL_REGISTER1[15] = 1,
Note 2 : t_{conv} = Time to internally set ADC_CONTROL_REGISTER[15] to logic '0', ADC power up, single conversion, ADC power down, ADC_CONTROL_REGISTER1[15] internally set to logic '1'

Figure 11. Timing for Single-Shot Mode



Note 1 : Write ADC_CONTROL_REGISTER[7] = 0

Figure 12. Timing for Continuous Mode

REGISTERS

Register Map

Table 2 describes the registers of the AFE4300.

Table 2. Register Map

REGISTER NAME	CONTROL	ADDRESS	DESCRIPTION	DEFAULT
DEVICE CONTROLS				
DEVICE_CONTROL1	(See Description)	0x09[14:13]	Write '11' after power up and/or reset	00b
	DAC_PD	0x09[3]	Enable DAC for WS, BC measurements	0b
	PDB	0x09[2]	Chip power down	0b
	BCM_PDB	0x09[1]	Body composition measurement front-end power down	0b
	WS_PDB	0x09[0]	Weight-scale front-end power down	0b
DEVICE_CONTROL2	BAT_MON_EN1	0x0F[7]	Enables battery monitoring along with bit[0]	0b
	BAT_MON_EN2	0x0F[0]	Enables battery monitoring along with bit[7]	0b
ADC CONTROLS				
ADC_DATA_RESULT	(See Description)	0x00[15:0]	ADC data result, read only register	
ADC_CONTROL_REGISTER1	ADC_CONV_MODE	0x01[15]	Continuous-Conversion or Single-Shot mode	0b
	ADC_MEAS_MODE	0x01[13:11]	Single-Ended or Differential mode	000b
	ADC_PD	0x01[7]	ADC power down	1b
	ADC_DATA_RATE	0x01[6:4]	ADC data-rate control bits	100b
ADC_CONTROL_REGISTER2	ADC_REF_SEL	0x10[6:5]	Reference selection bits	00b
	PERIPHERAL_SEL	0x10[4:0]	Peripheral selection bits	00000b
WEIGHT-SCALE MODES				
DEVICE_CONTROL2	BRIDGE_SEL	0x0F[2:1]	Selects one of the four bridge inputs	00b
WEIGHT_SCALE_CONTROL	WS_PGA_GAIN	0x0D[14:13]	PGA gain of weight-scale front-end	00b
	OFFSET_DAC_VALUE	0x0D[5:0]	Offset DAC setting for weight-scale front-end	000000b
BCM CONTROLS				
ISW_MUX	ISW_MUXP	0x0A[15:8]	Control for switches IOU TP and RP	0x00
	ISW_MUXM	0x0A[7:0]	Control for switches IOU TN and RN	0x00
VSENSE_MUX	VSENSE_MUXP	0x0B[15:8]	Control for switches VSENSEP and VSENSEP_R	0x00
	VSENSE_MUXM	0x0B[7:0]	Control for switches VSENSEN and VSENSN_R	0x00
BCM_DAC_FREQ	DAC_FREQ	0x0E[9:0]	Sets the frequency of BCM excitation current source	0x00
IQ_MODE_ENABLE	IQ_MODE_ENABLE	0x0C[11]	Enable IQ demodulator	0b
DEVICE_CONTROL2	IQ_DEMOD_CLK_DIV_FAC	0x0F[13:11]	IQ Demodulator clock frequency	000b
MISCELLANEOUS REGISTERS				
MISC_REGISTER1	(See Description)	0x02[15:0]	Write 0x0000 after power up and/or reset	0x8000
MISC_REGISTER2	(See Description)	0x03[15:0]	Write 0xFFFF after power up and/or reset	0x7FFF
MISC_REGISTER3	(See Description)	0x1A[15:0]	Write 0x0030 after power up and/or reset	0x0000

ADC_DATA_RESULT (Address 0x00, Default 0x0000)

This register stores the most recent conversion data in twos complement format with the MSB in bit 15 and the LSB in bit 0.

ADC_CONTROL_REGISTER1 (Address 0x01, Default 0x01C3)

This register is used in conjunction with ADC_PD (bit 7). Refer to the description of the ADC_PD bit for more details.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADC_CONV_MODE	1	ADC_MEAS_MODE	0	0	1	ADC_PD	ADC_DATA_RATE	0	0	0	0					

Bit 15 **ADC_CONV_MODE:** ADC conversion mode/ADC single-shot conversion start.

This bit determines the operational status of the device. This bit can only be written when in the ADC power-down mode. When read, this bit gives the status report of the conversion.

For a write status:

0 : No effect (default)

1 : Single-shot conversion mode

For a read status:

0 : Device currently performing a conversion

1 : Device not currently performing a conversion

Bit 14 **Always write '1'.**

Bits[13:11] **ADC_MEAS_MODE:** ADC measurement mode selection.

These bits set the ADC measurements to be either single-ended or differential.

ADC_MEAS_MODE	ADC AINP, AINM
000 (default)	A1, A2 = differential (default)
001	A1, AVSS = single-ended
010	A2, AVSS = single-ended

Bits[10:8] Always write '001'

Bit 7 **ADC_PD:** ADC Powerdown

This bit powers down the ADC_PGA and the ADC. By default, the ADC is powered down (ADC_PDN = '1').

For continuous conversion mode, this bit must be set to '0'.

For single-shot mode, this bit must be set to '1' along with bit 15. During single-shot conversion mode, the device automatically powers up the ADC, triggers one ADC conversion, and then powers down the ADC.

ADC_CONV_MODE (Bit 15)	ADC_PDN (Bit 7)	MODE
X	0	Continuous conversion
0	1 (default)	ADC PD
1	1 (default)	Single-shot

Bits[6:4] **ADC_DATA_RATE:** Conversion rate select bits.

These bits select one of eight different ADC conversion rates. The data rates shown assume a master clock of 1 MHz.

000: 8 SPS

001: 16 SPS

010: 32 SPS

011: 64 SPS

100: 128 SPS (default)

101: 250 SPS

110: 475 SPS

111: 860 SPS

Bits[3:0] **Always write '0000'.** At power up, these bits are set as '0011'.

MISC_REGISTER1 (Address 0x02, Default 0x8000)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit 15 Always write '0'. At power up, this bit is set as '1'.

Bits[14:0] Not used, always write '0'. At power up, these bits are set as '0'.

MISC_REGISTER2 (Address 0x03, Default 0x7FFF)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit 15 Always write '1'. At power up, this bit is set as '0'.

Bits[14:0] Always write '1'. At power up, these bits are set as '1'.

DEVICE_CONTROL1 (Address 0x09, Default 0x0000)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	0	0	0	0	0	0	0	0	DAC_PDB	PDB	BCM_PDB	WS_PDB

Bits[15] Not used. Always write '0'.

Bits[14:13] Not used. Always write '1'.

Bits[12:4] Not used. Always write '0'.

Bit 3 **DAC_PDB:** Power down DAC.

This bit powers down the weight-scale front-end offset correction DAC and the BCM front-end current source DAC.

0: Power up DAC (default)

1: Power down DAC

Bit 2 **PDB:** Power down device.

This bit in conjunction with the other power-down bits determines the power state of the device.

0: Power down (default)

1: Power up of front-end

Bit 1 **BCM_PDB:** Body composition measurement front-end power-down bit.

0: Power down body composition measurement front-end (default)

1: Power up body composition measurement front-end. Power down the weight scale when powering up the BCM.

Bit 0 **WS_PDB:** Weight-scale front-end power-down bit.

0: Power down weight-scale front-end (default)

1: Power up weight-scale front-end. Power down BCM when powering up the weight scale.

Table 3 shows the available power-down modes.

Table 3. Power-Down Modes

DAC_PDB (Bit3)	PDB (Bit 2)	BCM_PDB (Bit 1)	WS_PDB (Bit 0)	ADC_PD (Bit 7, ADC Control Register)	MODE
X	0	0	0	1	Full device power down
1	1	0	0	1	Sleep mode
0	1	1	0	0	Weight-scale power down, body composition measurement
0	1	0	1	0	Body composition measurement power down, weight-scale measurement
0	1	0	0	0	Weight-scale and body composition measurement power down (aux/battery measurement)

ISW_MUX (Address 0x0A, Default 0x0000)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IOUTP5	IOUTP4	IOUTP3	IOUTP2	IOUTP1	IOUTP0	RP1	RP0	IOUTN5	IOUTN4	IOUTN3	IOUTN2	IOUTN1	IOUTN0	RN1	RN0

Bits[15:10] IOUPT[5:0]

These bits close the switches routing IOUPTx to the negative input of OPAMP1.

- 0: Switch is open (default)
- 1: Switch is closed

Bits[9:8] RP[1:0]

These bits close the switches routing the calibration signal to the negative input of OPAMP1.

- 0: Switch is open (default)
- 1: Switch is closed

Bits[7:2] IOUTN[5:0]

These bits close the switches routing IOUTNx to the output of OPAMP1.

- 0: Switch is open (default)
- 1: Switch is closed

Bits[1:0] RN[1:0]

These bits close the switches routing the calibration signal to the output of OPAMP1.

- 0: Switch is open (default)
- 1: Switch is closed

VSENSE_MUX (Address 0x0B, Default 0x0000)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
VSENSEP5	VSENSEP4	VSENSEP3	VSENSEP2	VSENSEP1	VSENSEP0	VSENSEP_R1	VSENSEP_R0	VSENSEN5	VSENSEN4	VSENSEN3	VSENSEN2	VSENSEN1	VSENSEN0	VSENSEM_R1	VSENSEM_R0

Bits[15:10] VSENSEPx[5:0]

These bits close the switches routing VSENSEPx to the positive input of the receive amplifier.

- 0: Switch is open (default)
- 1: Switch is closed

Bits[9:8] VSENSEP_Rx[1:0]

These bits close the switches routing the calibration signal to the positive input of the receive amplifier.

- 0: Switch is open (default)
- 1: Switch is closed

Bits[7:2] VSENSENx[5:0]

These bits close the switches routing VSENSENx to the negative input of the receive amplifier.

- 0: Switch is open (default)
- 1: Switch is closed

Bits[1:0] VSENSEM_Rx[1:0]

These bits close the switches routing the calibration signal to the negative input of the receive amplifier.

- 0: Switch is open (default)
- 1: Switch is closed

IQ_MODE_ENABLE (Address 0x0C, Default 0x0000)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	IQ_MODE_ENABLE	0	0	0	0	0	0	0	0	0	0	0

Bits[15:12] Not used. Always write '0'.

Bit 11 **IQ_MODE_ENABLE:** Enable the I/Q demodulator.

This bit sets the impedance measurement mode to either full-wave rectifier mode or I/Q demodulator mode. For I/Q Demodulator mode, the DAC_FREQ bits of the BCM_DAC_FREQ register and the IQ_DEMOD_CLK_DIV_FAC bits of the DEVICE_CONTROL2 register must be set appropriately. Refer to the respective register section for more details.

0: Full-Wave Rectifier mode (default)
1: I/Q Demodulator mode

Bits[10:0] Not used. Always write '0'.

WEIGHT_SCALE_CONTROL (Address 0x0D, Default 0x0000)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	WS_PGA_GAIN	0	0	0	0	0	0	0	0	OFFSET_DAC_VALUE					

Bit 15 Not used. Always write '0'.

Bits[14:13] **WS_PGA_GAIN:** Sets the second-stage gain of the weight-scale front-end.

00: Gain = 1 (default)
01: Gain = 2
10: Gain = 3
11: Gain = 4

Bits[12:6] Not used. Always write '0'.

Bit[5:0] **OFFSET_DAC_VALUE:** Offset correction DAC setting.

These bits set the value for the DAC used to correct the input offset of the weight-scale front-end. The correction is made at the second stage. The offset correction at the output of the first stage is given by OFFSET_DAC_VALUE × 31.2 mV. Note that OFFSET_DAC_VALUE is a number from –32 to 31, in twos complement; default is '000000'.

BCM_DAC_FREQ (Address 0x0E, Default 0x0000)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	DAC8	DAC7	DAC6	DAC5	DAC4	DAC3	DAC2	DAC1	DAC0

Bits[15:9] Not used. Always write '0'.

Bits[8:0] **DAC[8:0]:** Sets the frequency of the BCM excitation current source.

The DAC output frequency is given by $DAC[9:0] \times f_{CLK} / 1024$, where f_{CLK} is the frequency of the device input clock (pin 79). All combinations of the DAC frequency can be used for the full-wave rectifier mode. However, only certain combinations of the DAC frequency can be used for the I/Q demodulator mode. Refer to the description of the DEVICE_CONTROL2 register for more details.

For example, with $f_{CLK} = 1$ MHz:
DAC = 0x00FF → 255 kHz
DAC = 0x0001 → 1 kHz

DEVICE_CONTROL2 (Address 0x0F, Default 0x0000)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	IQ_DEMOD_CLK_DIV_FAC			0	0	0	BAT_MON_EN1	0	0	0	0	BRIDGE_SEL	BAT_MON_EN0	

Bits[15:14] **Not used. Always write '0'.**

Bits[13:11] **IQ_DEMOD_CLK_DIV_FAC:** I/Q demodulator clock frequency.

The clock for the IQ demodulator (IQ_DEMOD_CLK signal) is internally generated from the device input clock (f_{CLK}) by a divider controlled by this register. Note that the IQ_DEMOD_CLK should be four times the BCM_DAC_FREQ so that it can generate the phases for the mixers (that is, $IQ_DEMOD_CLK = f_{CLK} / (IQ_DEMOD_CLK_DIV_FAC) = BCM_DAC_FREQ \times 4$)

000: Divide by 1 (default)
 001: Divide by 2
 010: Divide by 4
 011: Divide by 8
 100: Divide by 16
 Others: Divide by 32

Bit 7 **BAT_MON_EN1:** This bit (along with BAT_MON_EN0, bit 0) enables battery monitoring.

When disabled, the battery monitoring block is powered down to save power. See the description of BAT_MON_EN0, bit 0.

Bits[6:3] **Not used. Always write '0'.**

Bits[2:1] **BRIDGE_SEL:** Selects one of the four input pairs to be routed to the weight-scale front-end.

00: Bridge 1 (INP1, INM1) connected to the weight-scale front-end (default)
 01: Bridge 2 (INP2, INM2) connected to the weight-scale front-end
 10: Bridge 3 (INP3, INM3) connected to the weight-scale front-end
 11: Bridge 4 (INP4, INM4) connected to the weight-scale front-end.

Bit 0 **BAT_MON_EN0:** This bit along with BAT_MON_EN1 (Bit[7]) enables battery monitoring.

00: Monitor disabled (default)
 11: Monitor enabled (AVDD / 3)

NOTE: The PERIPHERAL_SEL bits of the ADC_CONTROL_REGISTER2 must be set to '10001' in order to route the battery monitor output to the ADC.

ADC_CONTROL_REGISTER2 (Address 0x10, Default 0x0000)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	ADC_REF_SEL	PERIPHERAL_SEL					

Bits[15:7] **Not used. Always write '0'.**

Bits[6:5] **ADC_REF_SEL[1:0]:** Selects the reference for the ADC.

00: ADCREF connected to VLDO. Used for ratiometric weight-scale measurement (default).
 01, 10: Do not use
 11: ADCREF connected to VREF (internal voltage reference generator). Used for impedance measurement.

Bits[4:0] **PERIPHERAL_SEL[4:0]:** Selects the signals that are connected to the ADC.

00000: Output of the weight-scale front-end (default)
 00011: Output of the body composition measurement front-end (OUTP_FILTER/OUTM_FILTER)
 00101: Output of the body composition measurement front-end (OUTP_Q_FILTER/OUTM_Q_FILTER)
 01001: AUX1 signal for single-ended measurement. Also set bit[13:11] of the ADC_CONTROL_REGISTER1 to '001'.
 10001: AUX2 signal for single-ended measurement. Also set bit[13:11] of the ADC_CONTROL_REGISTER1 to '010'.
 11001: AUX2 and AUX1 signal for differential measurement (AUX2-AUX1). Also set bit[13:11] of the ADC_CONTROL_REGISTER1 to 000.

NOTE: All other bit combinations are invalid.

MISC_REGISTER3 (Address 0x1A, Default 0x0000)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0

Bits[15:6] **Not used. Always write '0'.**

Bits[5:4] **Always write '1'.**

Bits[3:0] **Not used. Always write '0'.**

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from the page numbers in the current version.

Changes from Revision A (June 2012) to Revision B	Page
• Changed title condition for Electrical Characteristics	3
• Changed test condition for rectifier bandwidth parameter	4
• Changed y-axis unit in Figure 5	9
• Changed R1 percentage in Figure 6	10
• Changed feedback resistor percentage in second paragraph after Figure 7	11
• Changed description for last row of Table 2	20
• Changed bit descriptions of ISW_MUX register	23
• Changed bit 9 for BCM_DAC_FREQ (Address 0x0E)	24
• Changed bit numbers for MISC_REGISTER3 (Address 0x1A)	26

Changes from Original (June 2012) to Revision A	Page

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
AFE4300PN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	AFE4300	Samples
AFE4300PNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	AFE4300	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PN (S-PQFP-G80)

PLASTIC QUAD FLATPACK



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Falls within JEDEC MS-026

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予的直接或隐含权作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独力负责满足与其产品及其应用中使用的 TI 产品相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要求, TI 不承担任何责任。

产品	应用
数字音频	www.ti.com.cn/audio 通信与电信 www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers 计算机及周边 www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters 消费电子 www.ti.com.cn/consumer-apps
DLP® 产品	www.dlp.com 能源 www.ti.com.cn/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp 工业应用 www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers 医疗电子 www.ti.com.cn/medical
接口	www.ti.com.cn/interface 安防应用 www.ti.com.cn/security
逻辑	www.ti.com.cn/logic 汽车电子 www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power 视频和影像 www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers
RFID 系统	www.ti.com.cn/rfidsys
OMAP应用处理器	www.ti.com/omap
无线连通性	www.ti.com.cn/wirelessconnectivity 德州仪器在线技术支持社区 www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道 1568 号, 中建大厦 32 楼 邮政编码: 200122
Copyright © 2013 德州仪器 半导体技术 (上海) 有限公司