

## Multicore DSP+ARM KeyStone II System-on-Chip (SoC)

### 1 TCI6636K2H Features and Description

#### 1.1 Features

- **Eight TMS320C66x™ DSP Core Subsystems** (C66x CorePacs), Each With
  - 1.0 GHz or 1.2 GHz C66x Fixed/Floating-Point DSP Core
    - › 38.4 GMacs/Core for Fixed Point @ 1.2 GHz
    - › 19.2 GFlops/Core for Floating Point @ 1.2 GHz
  - Memory
    - › 32K Byte L1P Per CorePac
    - › 32K Byte L1D Per CorePac
    - › 1024K Byte Local L2 Per CorePac
- ARM CorePac
  - Four ARM® Cortex™-A15 MPCore™ Processors at Up To **1.4 GHz**
  - 4MB L2 Cache Memory Shared by Four ARM Cores
  - Full Implementation of ARMv7-A Architecture Instruction Set
  - **32KB L1 Instruction and Data Caches per Core**
  - AMBA 4.0 AXI Coherency Extension (ACE) Master Port, Connected to MSMC for Low Latency Access to Shared MSMC SRAM
- Multicore Shared Memory Controller (MSMC)
  - 6 MB MSM SRAM Memory Shared by Eight DSP CorePacs and One ARM CorePac
  - Memory Protection Unit for Both MSM SRAM and DDR3\_EMIF
- Hardware Coprocessors
  - Two **Turbo Decoders**
    - › Supports WCDMA/HSPA/HSPA+/TD-SCDMA, LTE, LTE-A and WiMAX
    - › Supports Up To 265 Mbps for LTE at Block Size 6144, 8 Iterations and Up To 200 Mbps for WCDMA at Block Size 5114, 8 Iterations
    - › Low DSP Overhead – HW Interleaver Table Generation and CRC Check
  - **Four Viterbi Decoders**
    - › Supports Up To 48 Mbps (Length 9, Rate 1/2, Block Size 6000)
  - Two **WCDMA Receive Acceleration Coprocessors**
    - › Supports Up To 4096 Correlators
  - **WCDMA Transmit Acceleration Coprocessor**
    - › Supports Up To 2304 Spreaders
  - **Four Fast Fourier Transform Coprocessors**
    - › Support Up To 600 Mscps/FFTC at FFT Size 1024
  - **Bit Rate Coprocessor**
    - › WCDMA/HSPA+, TD-SCDMA, LTE, LTE-A and WiMAX Uplink and Downlink Bit Processing
    - › Includes Encoding, Rate Matching/Dematching, Segmentation, Multiplexing, and More
    - › Supports Up To DL 1525 Mbps and UL 1030 (on-chip) or 680 (DDR3) Mbsp for LTE and DL 784 Mbps and UL 395 Mbsp for WCDMA/TD-SCDMA
- Multicore Navigator
  - 16k Multi-Purpose Hardware Queues with Queue Manager
  - Packet-Based DMA for Zero-Overhead Transfers
- **Network Coprocessor**
  - **Packet Accelerator** Enables Support for
    - › Transport Plane IPsec, GTP-U, SCTP, PDCP
    - › L2 User Plane PDCP (RoHC, Air Ciphering)
    - › 1 Gbps Wire Speed at 1.5 MPackets Per Second
  - **Security Accelerator Engine** Enables Support for
    - › IPsec, SRTP, 3GPP and WiMAX Air Interface, and SSL/TLS Security
    - › ECB, CBC, CTR, F8, A5/3, CCM, GCM, HMAC, CMAC, GMAC, AES, DES, 3DES, Kasumi, SNOW 3G, SHA-1, SHA-2 (256-bit Hash), MD5
    - › Up To 2.4 Gbps IPsec and 2.4 Gbps Air Ciphering
  - Ethernet Subsystem
    - › **Five-Port Switch (four SGMII ports)**
- **Sixteen Rake/Search Accelerators (RSA) for**
  - Chip Rate Processing for WCDMA Rel'99, HSDPA, and HSDPA+
  - Reed-Muller Decoding
- **Peripherals**
  - **Six-Lane SerDes-Based Antenna Interface (AIF2)**
    - › **Operating at Up To 6.144 Gbps**
    - › Compliant with OBSAI RP3 and CPRI Standards for 3G / 4G (WCDMA, LTE TDD, LTE FDD, TD-SCDMA, and WiMAX)
  - **Four Lanes of SRIO 2.1**
    - › Supports Up To 5 GBaud
    - › Supports Direct I/O, Message Passing
  - **Two Lanes PCIe Gen2**
    - › Supports Up To 5 GBaud
  - **Two HyperLinks**
    - › Supports Connections to Other KeyStone Architecture Devices Providing Resource Scalability
    - › Supports Up To 50 GBaud
  - Five Enhanced Direct Memory Access (EDMA) Modules
  - Two 72-Bit DDR3 Interfaces with Speeds Up To 1600 MHz
  - EMIF16 Interface
  - USB 3.0
  - USIM Interface
  - Two UART Interfaces
  - Three I<sup>2</sup>C Interfaces
  - 32 GPIO Pins
  - Three SPI Interfaces
  - Semaphore Module
  - Twenty 64-Bit Timers
  - Five On-Chip PLLs
- Commercial Case Temperature:
  - 0°C to 100°C
- Extended Case Temperature:
  - -40°C to 100°C



## 1.2 Applications

- Small Cell

## 1.3 KeyStone Architecture

TI's KeyStone Multicore Architecture provides a high performance structure for integrating RISC and DSP cores with application-specific coprocessors and I/O. KeyStone is the first of its kind in that it provides adequate internal bandwidth for nonblocking access to all processing cores, peripherals, coprocessors, and I/O. This is achieved with four main hardware elements: Multicore Navigator, TeraNet, Multicore Shared Memory Controller, and HyperLink.

Multicore Navigator is an innovative packet-based manager that controls 16k queues. When tasks are allocated to the queues, Multicore Navigator provides hardware-accelerated dispatch that directs tasks to the appropriate available hardware. The packet-based system on a chip (SoC) uses the 2-Tbps capacity of the TeraNet switched central resource to move packets. The Multicore Shared Memory Controller enables processing cores to access shared memory directly without drawing from the TeraNet's capacity, so packet movement cannot be blocked by memory access.

HyperLink provides a 50-GBaud chip-level interconnect that allows SoCs to work in tandem. Its low-protocol overhead and high throughput make HyperLink an ideal interface for chip-to-chip interconnections. Working with Multicore Navigator, HyperLink dispatches tasks to tandem devices transparently and executes tasks as if they are running on local resources.

## 1.4 Device Description

The TCI6636K2H Communications Infrastructure KeyStone SoC is a member of the C66x family based on TI's new KeyStone II Multicore SoC Architecture designed specifically for high performance wireless infrastructure applications. The TCI6636K2H provides a very high performance macro basestation platform for developing all wireless standards including WCDMA/HSPA/HSPA+, TD-SCDMA, GSM, TDD-LTE, FDD-LTE, and WiMAX.

TI's KeyStone II Architecture provides a programmable platform integrating various subsystems (ARM CorePac, C66x CorePacs, IP network, radio layers 1, 2, and 3, and transport processing) and uses a queue-based communication system that allows the SoC resources to operate efficiently and seamlessly. This unique SoC architecture also includes a TeraNet switch that enables the wide mix of system elements, from programmable cores to dedicated coprocessors and high-speed IO, to each operate at maximum efficiency with no blocking or stalling.

The addition of the ARM CorePac in the TCI6636K2H enables the ability for layer 2 and layer 3 processing on-chip. Operations such as Traffic Control, Local O&M, NBAP/FP termination, and SCTP processing can all be performed with the Cortex-A15 processor.

TI's new C66x core launches a new era of DSP technology by combining fixed-point and floating-point computational capability in the processor without sacrificing speed, size, or power consumption. The raw computational performance is an industry-leading 38.4 GMACS/core and 19.2 Gflops/core (@ 1.2 GHz operating frequency). The C66x is also 100% backward compatible with software for C64x+ devices. The C66x CorePac incorporates 90 new instructions targeted for floating point (FPi) and vector math oriented (VPi) processing. These enhancements yield tremendous performance improvements in multi-antenna 4.8G signal processing for algorithms like MIMO and beamforming.

The TCI6636K2H contains many wireless basestation coprocessors to offload the bulk of the processing demands of layer 1 and layer 2 basestation processing. This keeps the cores free for receiver algorithms and other differentiating functions. The SoC contains multiple copies of key coprocessors such as the FFTC and TCP3d. A key coprocessor for enabling high data rates is the Bit Rate Coprocessor (BCP), which handles the entire downlink bit-processing chain and much of the receive bit processing. The architectural elements of the SoC (Multicore Navigator) ensure that all the bits are processed without any CPU intervention or overhead, allowing the system to make optimal use of its resources.

TI's scalable multicore SoC architecture solutions provide developers with a range of software-compatible and hardware-compatible devices to minimize development time and maximize reuse across all basestation platforms from Femto to Macro.

The TCI6636K2H device has a complete set of development tools that includes: a C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows debugger interface for visibility into source code execution.


## 1.5 Enhancements in KeyStone II

The KeyStone II architecture provides many major enhancements over the previous KeyStone I generation of devices. The KeyStone II architecture integrates an ARM Cortex-A15 processor quad-core cluster to enable Layer 2 (MAC/RLC) and higher layer processing. The number of DSP cores and FFTC accelerators has been doubled for 2× improvement in Layer 1 processing. The external memory bandwidth has been doubled with the integration of dual DDR3 1600 EMIFs. MSMC internal memory bandwidth is quadrupled with MSMC V2 architecture improvements. Multicore Navigator supports 2× the number of queues, descriptors and packet DMA, 4× the number of micro RISC engines and a significant increase in the number of push/pops per second, compared to the previous generation. The new peripherals that have been added include the USB 3.0 controller, USIM interface controller, and Asynchronous EMIF controller for NAND/NOR memory access. The 2-port Gigabit Ethernet switch in KeyStone I has been replaced with a 4-port Gigabit Ethernet switch in KeyStone II. Time synchronization support has been enhanced to reduce software workload and support additional standards like IEEE1588 Annex D/E and SyncE. The number of GPIOs and serial interface peripherals like I<sup>2</sup>C and SPI have been increased to enable more board level control functionality.

## 1.6 Functional Block Diagram

Figure 1-1 shows the functional block diagram of the device.

Figure 1-1 Functional Block Diagram



## 1.7 Release History

**Table 1-1 TCI6636 Release History**

Release	Date	Description/Comments
SPRS835F	October 2013	<p>Updated the performance data (Page 1)</p> <p>Document reorganization resulted in Device Characteristics moved to new dedicated chapter. (Page 17)</p> <p>Updated pin maps. (Page 36)</p> <p>Updated the footnote on SRVnom and its value (Page 267)</p> <p>Changed CVDDT pin designations to CVDD, as the two have been tied together internally from PG1.1.</p> <p>Document reorganization.</p> <p>First Production Data release.</p>
SPRS835E	Unreleased	
SPRS835D	August 2013	<p>Added SRIOSGMIICLK clocking info to the table. (Page 305)</p> <p>Corrected USBVBUS terminal designation. It is not reserved. (Page 58)</p> <p>Added the bridge numbers to the Interconnect tables in the System Interconnect chapter (Page 194)</p> <p>Added the TeraNet drawings to the System Interconnect chapter (Page 190)</p> <p>Updated the Power-Up Sequence information in the Peripheral Information and Electrical Specifications chapter (Page 271)</p> <p>Corrected Event (48-80) Names (Page 116)</p> <p>Changed SerDes field to Reserved as it is not implemented (Page 224)</p> <p>Added DEVSPPEED address (Page 241)</p> <p>Removed PLLLOCK LOCK, STAT and EVAL registers (Page 241)</p> <p>Changed CPTS_RFTCLK_SEL from three bits to four bits (Page 326)</p>
SPRS835C	May 2013	<p>Updated BOOTMODE pins and MIN information (Page 192)</p> <p>Added the Boot Parameter Table section (Page 207)</p> <p>Changed 'bit' to 'pin' (Page 208)</p> <p>Updated the PWRSTATECTL register (Page 229)</p> <p>Updated the ALNCTL Register in the Peripheral Information and Electrical Specifications chapter. (Page 268)</p> <p>Updated the DCHANGE Register in the Peripheral Information and Electrical Specifications chapter. (Page 268)</p> <p>Corrected rise and fall time of all differential clock pairs (Page 275)</p> <p>Added ARMCLK specification (Page 275)</p> <p>Corrected rise and fall time of differential clock pairs (Page 276)</p> <p>Changed to not support external charge pump for 5V (Page 305)</p> <p>Updated BOOTMODE pins and MIN information (Page 192)</p>
SPRS835B	November 2012	<p>Added Terminal Functions</p> <p>Reorganized memory content in Memory, Interrupts, and EDMA</p> <p>Added device Pin Map</p>
SPRS835A	August 2012	<p>Added C66x CorePac chapter.</p> <p>Added ARM CorePac chapter.</p> <p>Added Memory Map and Terminals chapter.</p> <p>Added System Interconnect chapter.</p> <p>Added Device Boot and Configuration chapter.</p> <p>Added Security section</p> <p>Added Device Operating Conditions chapter.</p> <p>Added Peripheral Information and Electrical Specifications chapter.</p> <p>Added Mechanical Data chapter.</p>
SPRS835	February 2012	Initial Release

For a complete document change history, see [“Revision History”](#) on page 359.

**TCI6636K2H**  
**Multicore DSP+ARM KeyStone II System-on-Chip (SoC)**

*SPRS835F—October 2013*

---



# Contents

1	TCI6636K2H Features and Description	1	6.4.1	EDMA3 Device-Specific Information	176
1.1	Features	1	6.4.2	EDMA3 Channel Controller Configuration	176
1.2	Applications	2	6.4.3	EDMA3 Transfer Controller Configuration	177
1.3	KeyStone Architecture	2	6.4.4	EDMA3 Channel Synchronization Events	177
1.4	Device Description	2	7	System Interconnect	186
1.5	Enhancements in KeyStone II	3	7.1	Internal Buses and Switch Fabrics	186
1.6	Functional Block Diagram	4	7.2	Switch Fabric Connections Matrix - Data Space	187
1.7	Release History	5	7.3	Switch Fabric Connections Matrix - Configuration Space	196
2	Device Characteristics	15	7.4	Bus Priorities	206
2.1	C66x DSP CorePac	16	8	Device Boot and Configuration	207
2.2	ARM CorePac	17	8.1	Device Boot	207
2.3	Development Tools	17	8.1.1	Boot Sequence	207
2.3.1	Development Support	17	8.1.2	Boot Modes Supported	209
2.3.2	Device Nomenclature	17	8.1.3	SoC Security	231
2.4	Related Documentation from Texas Instruments	19	8.1.4	System PLL Settings	231
3	C66x CorePac	21	8.2	Device Configuration	233
3.1	Memory Architecture	22	8.2.1	Device Configuration at Device Reset	233
3.1.1	L1P Memory	22	8.2.2	Peripheral Selection After Device Reset	234
3.1.2	L1D Memory	23	8.2.3	Device State Control Registers	234
3.1.3	L2 Memory	24	9	Device Operating Conditions	266
3.1.4	Multicore Shared Memory SRAM	25	9.1	Absolute Maximum Ratings	266
3.1.5	L3 Memory	25	9.2	Recommended Operating Conditions	267
3.2	Memory Protection	25	9.3	Electrical Characteristics	268
3.3	Bandwidth Management	26	9.4	Power Supply to Peripheral I/O Mapping	269
3.4	Power-Down Control	27	10	TCI6636K2H Peripheral Information and Electrical Specifications	270
3.5	C66x CorePac Revision	27	10.1	Recommended Clock and Control Signal Transition Behavior	270
3.6	C66x CorePac Register Descriptions	27	10.2	Power Supplies	270
4	ARM CorePac	28	10.2.1	Power-Up Sequencing	271
4.1	Features	29	10.2.2	Power-Down Sequence	277
4.2	System Integration	29	10.2.3	Power Supply Decoupling and Bulk Capacitors	278
4.3	ARM Cortex-A15 Processor	30	10.2.4	SmartReflex	278
4.3.1	Overview	30	10.3	Power Sleep Controller (PSC)	280
4.3.2	Features	30	10.3.1	Power Domains	280
4.3.3	ARM Interrupt Controller	31	10.3.2	Clock Domains	281
4.3.4	Endianess	31	10.3.3	PSC Register Memory Map	282
4.4	CFG Connection	31	10.4	Reset Controller	287
4.5	Main TeraNet Connection	32	10.4.1	Power-on Reset	287
4.6	Clocking and Reset	32	10.4.2	Hard Reset	288
4.6.1	Clocking	32	10.4.3	Soft Reset	289
4.6.2	Reset	32	10.4.4	Local Reset	289
5	Terminals	33	10.4.5	ARM CorePac Reset	290
5.1	Package Terminals	33	10.4.6	Reset Priority	290
5.2	Pin Map	33	10.4.7	Reset Controller Register	290
5.3	Terminal Functions	38	10.4.8	Reset Electrical Data/Timing	290
5.4	Pullup/Pulldown Resistors	80	10.5	Main PLL, ARM PLL, DDR3A PLL, DDR3B PLL, PASS PLL and the PLL Controllers	292
6	Memory, Interrupts, and EDMA for TCI6636K2H	81	10.5.1	Main PLL Controller Device-Specific Information	294
6.1	Memory Map Summary	81	10.5.2	PLL Controller Memory Map	296
6.2	Memory Protection Unit (MPU)	93	10.5.3	Main PLL Control Registers	303
6.2.1	MPU Registers	98	10.5.4	ARM PLL Control Registers	304
6.2.2	MPU Programmable Range Registers	100	10.5.5	Main PLL Controller/ARM/SRIO/HyperLink/PCIe/USB Clock Input Electrical Data/Timing	305
6.3	Interrupts	108			
6.3.1	Interrupt Sources and Interrupt Controller	108			
6.3.2	CIC Registers	157			
6.3.3	Inter-Processor Register Map	173			
6.3.4	NMI and LRESET	174			
6.4	Enhanced Direct Memory Access (EDMA3) Controller for TCI6636K2H	175			



10.6	DDR3A PLL and DDR3B PLL .....	309	10.20	Rake Search Accelerator (RSA) .....	332
10.6.1	DDR3A PLL and DDR3B PLL Control Registers .....	309	10.21	Enhanced Viterbi-Decoder Coprocessor (VCP2) .....	332
10.6.2	DDR3A PLL and DDR3B PLL Device-Specific Information .....	311	10.22	Turbo Decoder Coprocessor (TCP3d) .....	332
10.6.3	DDR3 PLL Input Clock Electrical Data/Timing .....	311	10.23	Turbo Encoder Coprocessor (TCP3e) .....	332
10.7	PASS PLL .....	311	10.24	Bit Rate Coprocessor (BCP) .....	332
10.7.1	PASS PLL Local Clock Dividers .....	312	10.25	Serial RapidIO (SRIO) Port .....	333
10.7.2	PASS PLL Control Registers .....	312	10.25.1	Serial RapidIO Device-Specific Information .....	333
10.7.3	PASS PLL Device-Specific Information .....	313	10.26	General-Purpose Input/Output (GPIO) .....	333
10.7.4	PASS PLL Input Clock Electrical Data/Timing .....	314	10.26.1	GPIO Device-Specific Information .....	333
10.8	External Interrupts .....	314	10.26.2	GPIO Peripheral Register Description .....	333
10.8.1	External Interrupts Electrical Data/Timing .....	314	10.26.3	GPIO Electrical Data/Timing .....	334
10.9	DDR3A and DDR3B Memory Controllers .....	316	10.27	Semaphore2 .....	334
10.9.1	DDR3 Memory Controller Device-Specific Information .....	316	10.28	Antenna Interface Subsystem 2 (AIF2) .....	335
10.9.2	DDR3 Slew Rate Control .....	317	10.29	Receive Accelerator Coprocessor (RAC) .....	337
10.9.3	DDR3 Memory Controller Electrical Data/Timing .....	317	10.30	Transmit Accelerator Coprocessor (TAC) .....	337
10.10	I <sup>2</sup> C Peripheral .....	317	10.31	Fast Fourier Transform Coprocessor (FFTC) .....	337
10.10.1	I <sup>2</sup> C Device-Specific Information .....	317	10.32	Universal Serial Bus 3.0 (USB 3.0) .....	338
10.10.2	I <sup>2</sup> C Peripheral Register Description .....	318	10.33	Universal Subscriber Identity Module (USIM) .....	338
10.10.3	I <sup>2</sup> C Electrical Data/Timing .....	319	10.34	EMIF16 Peripheral .....	338
10.11	SPI Peripheral .....	321	10.34.1	EMIF16 Electrical Data/Timing .....	338
10.11.1	SPI Electrical Data/Timing .....	321	10.35	Emulation Features and Capability .....	342
10.12	HyperLink Peripheral .....	324	10.35.1	Chip Level Features .....	343
10.13	UART Peripheral .....	326	10.35.2	ICEPick Module .....	344
10.14	PCIe Peripheral .....	327	10.36	Debug Port (EMUx) .....	346
10.15	Packet Accelerator .....	327	10.36.1	Concurrent Use of Debug Port .....	347
10.16	Security Accelerator .....	328	10.36.2	Master ID for HW and SW Messages .....	348
10.17	Network Coprocessor Gigabit Ethernet (GbE) Switch Subsystem .....	328	10.36.3	SoC Cross-Triggering Connection .....	349
10.18	SGMII Management Data Input/Output (MDIO) .....	330	10.36.4	Peripherals-Related Debug Requirement .....	349
10.19	Timers .....	331	10.36.5	Advance Event Triggering (AET) .....	351
10.19.1	Timers Device-Specific Information .....	331	10.36.6	Trace .....	352
10.19.2	Timers Electrical Timing .....	331	10.36.7	IEEE 1149.1 JTAG .....	352
			11	Revision History .....	354
			12	Mechanical Data .....	357
			12.1	Thermal Data .....	357
			12.2	Packaging Information .....	357





## List of Figures

Figure 1-1	Functional Block Diagram	4	Figure 8-13	Device Status Register	238
Figure 2-1	C66x™ DSP Device Nomenclature (including the TCI6636K2H DSP)	18	Figure 8-14	Device Configuration Register (DEVCFG)	239
Figure 3-1	C66x CorePac Block Diagram	21	Figure 8-15	JTAG ID (JTAGID) Register	239
Figure 3-2	L1P Memory Configurations	22	Figure 8-16	LRESETNMI PIN Status Register (LRSTNMIPINSTAT)	240
Figure 3-3	L1D Memory Configurations	23	Figure 8-17	LRESETNMI PIN Status Clear Register (LRSTNMIPINSTAT_CLR)	241
Figure 3-4	L2 Memory Configurations	24	Figure 8-18	Reset Status Register (RESET_STAT)	242
Figure 3-5	CorePac Revision ID Register (MM_REVID)	27	Figure 8-19	Reset Status Clear Register (RESET_STAT_CLR)	243
Figure 4-1	KeyStone II ARM CorePac Block Diagram	28	Figure 8-20	Boot Complete Register (BOOTCOMPLETE)	243
Figure 4-2	ARM Interrupt Controller for Four Cortex-A15 Processor Cores	31	Figure 8-21	Power State Control Register (PWRSTATECTL)	245
Figure 5-1	AAW 1517-PIN BGA Package (Bottom View)	33	Figure 8-22	NMI Generation Register (NMIGRx)	246
Figure 5-2	Pin Map Panels (Bottom View)	33	Figure 8-23	IPC Generation Registers (IPCGRx)	246
Figure 5-3	TCI6636K2K Pin Map Left Side Panel (A) — Bottom View	34	Figure 8-24	IPC Acknowledgement Registers (IPCARx)	247
Figure 5-4	TCI6636K2K Pin Map Left Center Panel (B) — Bottom View	35	Figure 8-25	IPC Generation Registers (IPCGRH)	248
Figure 5-5	TCI6636K2K Pin Map Right Center Panel (C) — Bottom View	36	Figure 8-26	IPC Acknowledgement Register (IPCARH)	248
Figure 5-6	TCI6636K2K Pin Map Right Side Panel (D) — Bottom View	37	Figure 8-27	Timer Input Selection Register (TINPSEL)	249
Figure 6-1	Configuration Register (CONFIG)	100	Figure 8-28	Timer Output Selection Register (TOUTPSEL)	251
Figure 6-2	Programmable Range n Start Address Register (PROGn_MPSAR)	101	Figure 8-29	Reset Mux Register	253
Figure 6-3	Programmable Range n End Address Register (PROGn_MPEAR)	102	Figure 8-30	Device Speed Register (DEVSPPEED)	254
Figure 6-4	Programmable Range n Memory Protection Page Attribute Register (PROGn_MPPAR)	104	Figure 8-31	ARM Endian Configuration Register 0 (ARMENDIAN_CFGr_0), r=0..7	255
Figure 6-5	Interrupt Topology	109	Figure 8-32	ARM Endian Configuration Register 1 (ARMENDIAN_CFGr_1), r=0..7	255
Figure 7-1	TeraNet 3_A-1	187	Figure 8-33	ARM Endian Configuration Register 2 (ARMENDIAN_CFGr_2), r=0..7	256
Figure 7-2	TeraNet 3_A-2	188	Figure 8-34	Chip Miscellaneous Control Register (CHIP_MISC_CTL0)	256
Figure 7-3	TeraNet 3_C	189	Figure 8-35	Chip Miscellaneous Control Register (CHIP_MISC_CTL1)	257
Figure 7-4	TeraNet C66x to SDMA	190	Figure 8-36	System Endian Status Register	257
Figure 7-5	TeraNet 3P_A	196	Figure 8-37	SYNECLK_PINCTL Register	258
Figure 7-6	TeraNet 3P_B	197	Figure 8-38	USB_PHY_CTL0 Register	258
Figure 7-7	TeraNet 6P_B	198	Figure 8-39	USB_PHY_CTL1 Register	260
Figure 7-8	TeraNet 3P_Tracer	199	Figure 8-40	USB_PHY_CTL2 Register	261
Figure 8-1	DEVSTAT Boot Mode Pins ROM Mapping	210	Figure 8-41	USB_PHY_CTL3 Register	262
Figure 8-2	Sleep Boot Mode Configuration Fields	212	Figure 8-42	USB_PHY_CTL4 Register	263
Figure 8-3	I <sup>2</sup> C Passive Mode Device Configuration Fields	213	Figure 8-43	USB_PHY_CTL5 Register	264
Figure 8-4	I <sup>2</sup> C Master Mode Device Configuration Fields	214	Figure 10-1	Core Before IO Power Sequencing	274
Figure 8-5	SPI Device Configuration Fields	214	Figure 10-2	IO-Before-Core Power Sequencing	276
Figure 8-6	EMIF Boot Device Configuration Fields	215	Figure 10-3	SmartReflex 4-Pin 6-bit VID Interface Timing	279
Figure 8-7	NAND Boot Device Configuration Fields	216	Figure 10-4	RESETFULL Reset Timing	291
Figure 8-8	Serial Rapid I/O Boot Device Configuration Fields	217	Figure 10-5	Soft/Hard Reset Timing	291
Figure 8-9	Ethernet (SGMII) Boot Device Configuration Fields	219	Figure 10-6	Boot Configuration Timing	292
Figure 8-10	PCIe Boot Device Configuration Fields	220	Figure 10-7	Main PLL and PLL Controller	293
Figure 8-11	HyperLink Boot Device Configuration Fields	221	Figure 10-8	PLL Secondary Control Register (SECCTL)	298
Figure 8-12	UART Boot Mode Configuration Field Description	222	Figure 10-9	PLL Controller Divider Register (PLLDIVn)	298
			Figure 10-10	PLL Controller Clock Align Control Register (ALNCTL)	299
			Figure 10-11	PLLDIV Divider Ratio Change Status Register (DCHANGE)	299



Figure 10-12	SYSCLK Status Register (SYSTAT) . . . . .	300	Figure 10-40	HyperLink Station Management Transmit Timing . . . . .	325
Figure 10-13	Reset Type Status Register (RSTYPE) . . . . .	300	Figure 10-41	HyperLink Station Management Receive Timing . . . . .	325
Figure 10-14	Reset Control Register (RSTCTRL) . . . . .	301	Figure 10-42	UART Receive Timing Waveform . . . . .	326
Figure 10-15	Reset Configuration Register (RSTCFG) . . . . .	302	Figure 10-43	UART CTS (Clear-to-Send Input) — Autoflow Timing Waveform . . . . .	326
Figure 10-16	Reset Isolation Register (RSISO) . . . . .	302	Figure 10-44	UART Transmit Timing Waveform . . . . .	327
Figure 10-17	Main PLL Control Register 0 (MAINPLLCTL0) . . . . .	303	Figure 10-45	UART RTS (Request-to-Send Output) – Autoflow Timing Waveform . . . . .	327
Figure 10-18	Main PLL Control Register 1 (MAINPLLCTL1) . . . . .	304	Figure 10-46	MACID1 Register (MMR Address 0x02620110) . . . . .	328
Figure 10-19	ARM PLL Control Register 0 (ARMPLLCTL0) . . . . .	304	Figure 10-47	MACID2 Register (MMR Address 0x02620114) . . . . .	328
Figure 10-20	ARM PLL Control Register 1 (ARMPLLCTL1) . . . . .	305	Figure 10-48	RFTCLK Select Register (CPTS_RFTCLK_SEL) . . . . .	329
Figure 10-21	Main PLL Controller/SRIO/HyperLink/PCIe/USB Clock Input Timing . . . . .	308	Figure 10-49	MDIO Input Timing . . . . .	330
Figure 10-22	Main PLL Transition Time . . . . .	308	Figure 10-50	MDIO Output Timing . . . . .	330
Figure 10-23	HYP0CLK, HYP1CLK, and PCIECLK Rise and Fall Times . . . . .	308	Figure 10-51	Timer Timing . . . . .	331
Figure 10-24	USBCLK Rise and Fall Times . . . . .	309	Figure 10-52	GPIO Timing . . . . .	334
Figure 10-25	DDR3A PLL and DDR3B PLL Block Diagram . . . . .	309	Figure 10-53	AIF2 RP1 Frame Synchronization Clock Timing . . . . .	336
Figure 10-26	DDR3A PLL and DDR3B PLL Control Register 0 (DDR3APLLCTL0/DDR3BPLLCTL0) . . . . .	310	Figure 10-54	AIF2 RP1 Frame Synchronization Burst Timing . . . . .	336
Figure 10-27	DDR3A PLL and DDR3B PLL Control Register 1 (DDR3APLLCTL0/DDR3BPLLCTL1) . . . . .	310	Figure 10-55	AIF2 Physical Layer Synchronization Pulse Timing . . . . .	336
Figure 10-28	DDR3 PLL DDRCLK Timing . . . . .	311	Figure 10-56	AIF2 Radio Synchronization Pulse Timing . . . . .	336
Figure 10-29	PASS PLL Block Diagram . . . . .	312	Figure 10-57	AIF2 Timer External Frame Event Timing . . . . .	337
Figure 10-30	PASS PLL Control Register 0 (PASSPLLCTL0) . . . . .	312	Figure 10-58	EMIF16 Asynchronous Memory Read Timing Diagram . . . . .	340
Figure 10-31	PASS PLL Control Register 1 (PASSPLLCTL1) . . . . .	313	Figure 10-59	EMIF16 Asynchronous Memory Write Timing Diagram . . . . .	340
Figure 10-32	PASS PLL Timing . . . . .	314	Figure 10-60	EMIF16 EM_WAIT Read Timing Diagram . . . . .	341
Figure 10-33	NMI and LRESET Timing . . . . .	315	Figure 10-61	EMIF16 EM_WAIT Write Timing Diagram . . . . .	341
Figure 10-34	I <sup>2</sup> C Module Block Diagram . . . . .	318	Figure 10-62	Trace Timing . . . . .	352
Figure 10-35	I <sup>2</sup> C Receive Timings . . . . .	320	Figure 10-63	JTAG Test-Port Timing . . . . .	353
Figure 10-36	I <sup>2</sup> C Transmit Timings . . . . .	321			
Figure 10-37	SPI Master Mode Timing Diagrams — Base Timings for 3-Pin Mode . . . . .	323			
Figure 10-38	SPI Additional Timings for 4-Pin Master Mode with Chip Select Option . . . . .	323			
Figure 10-39	HyperLink Station Management Clock Timing . . . . .	325			



## List of Tables

Table 1-1	TCI6636 Release History . . . . .	5	Table 6-21	MPU12-MPU14 Programmable Range n Memory Protection Page Attribute Register (PROGn_MPPAR) Reset Values . . . . .	107
Table 2-1	Characteristics of the TCI6636K2H Processor . . . . .	15	Table 6-22	System Event Mapping — C66x CorePac Primary Interrupts . . . . .	110
Table 3-1	Available Memory Page Protection Schemes . . . . .	26	Table 6-23	System Event Mapping — ARM CorePac Interrupts . . . . .	113
Table 3-2	CorePac Revision ID Register (MM_REVID) Field Descriptions . . . . .	27	Table 6-24	CIC0 Event Inputs — C66x CorePac Secondary Interrupts . . . . .	124
Table 4-1	Cortex-A15 Processor Core Supported Features . . . . .	30	Table 6-25	CIC1 Event Inputs — C66x CorePac Secondary Interrupts . . . . .	135
Table 5-1	I/O Functional Symbol Definitions . . . . .	38	Table 6-26	CIC2 Event Inputs (Secondary Events for EDMA3CC0 and HyperLinks) . . . . .	146
Table 5-2	Terminal Functions — Signals and Control by Function . . . . .	38	Table 6-27	CIC0 Registers . . . . .	157
Table 5-3	Terminal Functions — Power and Ground . . . . .	57	Table 6-28	CIC1 Registers . . . . .	163
Table 5-4	Terminal Functions — By Signal Name . . . . .	59	Table 6-29	CIC2 Registers . . . . .	169
Table 5-5	Terminal Functions — By Ball Number . . . . .	67	Table 6-30	IPC Generation Registers (IPCGRx) . . . . .	173
Table 6-1	Device Memory Map Summary for TCI6636K2H . . . . .	81	Table 6-31	$\overline{\text{LRESET}}$ and $\overline{\text{NMI}}$ Decoding . . . . .	174
Table 6-2	MPU0-MPU5 Default Configuration . . . . .	93	Table 6-32	EDMA3 Channel Controller Configuration . . . . .	176
Table 6-3	MPU6-MPU11 Default Configuration . . . . .	93	Table 6-33	EDMA3 Transfer Controller Configuration . . . . .	177
Table 6-4	MPU12-MPU14 Default Configuration . . . . .	94	Table 6-34	EDMA3CC0 Events for TCI6636K2H . . . . .	177
Table 6-5	MPU Memory Regions . . . . .	94	Table 6-35	EDMA3CC1 Events for TCI6636K2H . . . . .	179
Table 6-6	Master ID Settings . . . . .	94	Table 6-36	EDMA3CC2 Events for TCI6636K2H . . . . .	181
Table 6-7	Privilege ID Settings . . . . .	97	Table 6-37	EDMA3CC3 Events for TCI6636K2H . . . . .	182
Table 6-8	MPU Registers . . . . .	98	Table 6-38	EDMA3CC4 Events for TCI6636K2H . . . . .	184
Table 6-9	Configuration Register Field Descriptions . . . . .	100	Table 7-1	Data Space Interconnect - Section 1 . . . . .	191
Table 6-10	Programmable Range n Start Address Register Field Descriptions . . . . .	101	Table 7-2	Data Space Interconnect - Section 2 . . . . .	193
Table 6-11	MPU0-MPU5 Programmable Range n Start Address Register (PROGn_MPSAR) Reset Values . . . . .	101	Table 7-3	Configuration Space Interconnect - Section 1 . . . . .	200
Table 6-12	MPU6-MPU11 Programmable Range n Start Address Register (PROGn_MPSAR) Reset Values . . . . .	101	Table 7-4	Configuration Space Interconnect - Section 2 . . . . .	202
Table 6-13	MPU12-MPU14 Programmable Range n Start Address Register (PROGn_MPSAR) Reset Values . . . . .	102	Table 7-5	Configuration Space Interconnect - Section 3 . . . . .	204
Table 6-14	Programmable Range n End Address Register Field Descriptions . . . . .	103	Table 8-1	C66x DSP Boot RAM Memory Map . . . . .	207
Table 6-15	MPU0-MPU5 Programmable Range n End Address Register (PROGn_MPEAR) Reset Values . . . . .	103	Table 8-2	ARM Boot RAM Memory Map . . . . .	208
Table 6-16	MPU6-MPU11 Programmable Range n End Address Register (PROGn_MPEAR) Reset Values . . . . .	103	Table 8-3	Boot Mode Pins: Boot Device Values . . . . .	211
Table 6-17	MPU12-MPU14 Programmable Range n End Address Register (PROGn_MPEAR) Reset Values . . . . .	104	Table 8-4	Sleep Boot Configuration Field Descriptions . . . . .	212
Table 6-18	Programmable Range n Memory Protection Page Attribute Register Field Descriptions . . . . .	104	Table 8-5	I <sup>2</sup> C Passive Mode Device Configuration Field Descriptions . . . . .	213
Table 6-19	MPU0-MPU5 Programmable Range n Memory Protection Page Attribute Register (PROGn_MPPAR) Reset Values . . . . .	106	Table 8-6	I <sup>2</sup> C Master Mode Device Configuration Field Descriptions . . . . .	214
Table 6-20	MPU6-MPU11 Programmable Range n Memory Protection Page Attribute Register (PROGn_MPPAR) Reset Values . . . . .	107	Table 8-7	SPI Device Configuration Field Descriptions . . . . .	215
			Table 8-8	EMIF Boot Device Configuration Field Descriptions . . . . .	216
			Table 8-9	NAND Boot Device Configuration Field Descriptions . . . . .	217
			Table 8-10	Serial Rapid I/O Boot Device Configuration Field Descriptions . . . . .	218
			Table 8-11	Ethernet (SGMII) Boot Device Configuration Field Descriptions . . . . .	219
			Table 8-12	PCIe Boot Device Configuration Field Descriptions . . . . .	220
			Table 8-13	BAR Config / PCIe Window Sizes . . . . .	221



Table 8-14	HyperLink Boot Device Configuration Field Descriptions.....	221	Table 8-57	USB_PHY_CTL1 Register Field Descriptions	.260
Table 8-15	UART Boot Configuration Field Descriptions	222	Table 8-58	USB_PHY_CTL2 Register Field Descriptions	.261
Table 8-16	Boot Parameter Table Common Parameters	223	Table 8-59	USB_PHY_CTL3 Register Field Descriptions	.262
Table 8-17	EMIF16 Boot Parameter Table.....	223	Table 8-60	USB_PHY_CTL4 Register Field Descriptions	.263
Table 8-18	SRIO Boot Parameter Table .....	224	Table 8-61	USB_PHY_CTL5 Register Field Descriptions	.265
Table 8-19	Ethernet Boot Parameter Table .....	225	Table 9-1	Absolute Maximum Ratings .....	.266
Table 8-20	PCIe Boot Parameter Table.....	226	Table 9-2	Recommended Operating Conditions .....	.267
Table 8-21	I <sup>2</sup> C Boot Parameter Table .....	227	Table 9-3	Electrical Characteristics.....	.268
Table 8-22	SPI Boot Parameter Table .....	227	Table 9-4	Power Supply to Peripheral I/O Mapping ..	.269
Table 8-23	HyperLink Boot Parameter Table.....	228	Table 10-1	Power Supply Rails on the TCI6636K2H .....	.270
Table 8-24	UART Boot Parameter Table .....	228	Table 10-2	Core Before IO Power Sequencing .....	.272
Table 8-25	NAND Boot Parameter Table.....	229	Table 10-3	IO-Before-Core Power Sequencing.....	.275
Table 8-26	DDR3 Boot Parameter Table .....	230	Table 10-4	Clock Sequencing.....	.277
Table 8-27	System PLL Configuration .....	231	Table 10-5	SmartReflex 4-Pin 6-bit VID Interface Switching Characteristics .....	.278
Table 8-28	ARM PLL Configuration .....	232	Table 10-6	Power Domains .....	.280
Table 8-29	Device Configuration Pins .....	233	Table 10-7	Clock Domains .....	.281
Table 8-30	Device State Control Registers .....	234	Table 10-8	PSC Register Memory Map .....	.282
Table 8-31	Device Status Register Field Descriptions...	238	Table 10-9	Reset Types .....	.287
Table 8-32	Device Configuration Register Field Descriptions.....	239	Table 10-10	Reset Timing Requirements .....	.290
Table 8-33	JTAG ID Register Field Descriptions .....	239	Table 10-11	Reset Switching Characteristics .....	.291
Table 8-34	LRESETNMI PIN Status Register Field Descriptions.....	240	Table 10-12	Boot Configuration Timing Requirements ..	.291
Table 8-35	LRESETNMI PIN Status Clear Register Field Descriptions.....	241	Table 10-13	Main PLL Controller Module Clock Domains Internal and Shared Local Clock Dividers...	.295
Table 8-36	Reset Status Register Field Descriptions .....	242	Table 10-14	Main PLL Stabilization, Lock, and Reset Times.....	.296
Table 8-37	Reset Status Clear Register Field Descriptions.....	243	Table 10-15	PLL Controller Registers (Including Reset Controller) .....	.297
Table 8-38	Boot Complete Register Field Descriptions .	244	Table 10-16	PLL Secondary Control Register Field Descriptions .....	.298
Table 8-39	Power State Control Register Field Descriptions.....	245	Table 10-17	PLL Controller Divider Register Field Descriptions .....	.298
Table 8-40	NMI Generation Register Field Descriptions	246	Table 10-18	PLL Controller Clock Align Control Register Field Descriptions .....	.299
Table 8-41	IPC Generation Registers Field Descriptions	247	Table 10-19	PLLDIV Divider Ratio Change Status Register Field Descriptions .....	.300
Table 8-42	IPC Acknowledgement Registers Field Descriptions.....	247	Table 10-20	SYSClk Status Register Field Descriptions ..	.300
Table 8-43	IPC Generation Registers Field Descriptions	248	Table 10-21	Reset Type Status Register Field Descriptions .....	.301
Table 8-44	IPC Acknowledgement Register Field Descriptions.....	248	Table 10-22	Reset Control Register Field Descriptions ..	.301
Table 8-45	Timer Input Selection Field Description .....	249	Table 10-23	Reset Configuration Register Field Descriptions .....	.302
Table 8-46	Timer Output Selection Field Description...	252	Table 10-24	Reset Isolation Register Field Descriptions ..	.303
Table 8-47	Reset Mux Register Field Descriptions.....	253	Table 10-25	Main PLL Control Register 0 (MAINPLLCTL0) Field Descriptions .....	.303
Table 8-48	Device Speed Register Field Descriptions...	254	Table 10-26	Main PLL Control Register 1 (MAINPLLCTL1) Field Descriptions .....	.304
Table 8-49	ARM Endian Configuration Register 0 Field Descriptions.....	255	Table 10-27	ARM PLL Control Register 0 Field Descriptions .....	.305
Table 8-50	ARM Endian Configuration Register 1 Field Descriptions.....	255	Table 10-28	ARM PLL Control Register 1Field Descriptions .....	.305
Table 8-51	ARM Endian Configuration Register 2 Field Descriptions.....	256	Table 10-29	Main PLL Controller/ARM/SRIO/HyperLink/PCIe/USB Clock Input Timing Requirements.....	.305
Table 8-52	Chip Miscellaneous Control Register (CHIP_MISC_CTL0) Field Descriptions .....	256	Table 10-30	DDR3A PLL and DDR3B PLL Control Register 0 Field Descriptions.....	.310
Table 8-53	Chip Miscellaneous Control Register (CHIP_MISC_CTL1) Field Descriptions .....	257	Table 10-31	DDR3A PLL and DDR3B PLL Control Register 1 Field Descriptions .....	.310
Table 8-54	System Endian Status Register Descriptions	258			
Table 8-55	SYNECLK_PINCTL Register Descriptions .....	258			
Table 8-56	USB_PHY_CTL0 Register Field Descriptions.	259			



Table 10-32	DDR3 PLL DDRCLK(N P) Timing Requirements . . . . .	311	Table 10-53	Timer Output Switching Characteristics . . . . .	331
Table 10-33	PASS PLL Clock Domain Module Internal Clock Dividers . . . . .	312	Table 10-54	GPIO Registers . . . . .	333
Table 10-34	PASS PLL Control Register 0 Field Descriptions (PASSPLLCTL0) . . . . .	313	Table 10-55	GPIO Input Timing Requirements . . . . .	334
Table 10-35	PASS PLL Control Register 1 Field Descriptions (PASSPLLCTL1) . . . . .	313	Table 10-56	GPIO Output Switching Characteristics . . . . .	334
Table 10-36	PASS PLL Timing Requirements . . . . .	314	Table 10-57	AIF2 Timer Module Timing Requirements . . . . .	335
Table 10-37	NMI and LRESET Timing Requirements . . . . .	314	Table 10-58	AIF2 Timer Module Switching Characteristics . . . . .	337
Table 10-38	I <sup>2</sup> C Registers . . . . .	318	Table 10-59	EMIF16 Asynchronous Memory Timing Requirements . . . . .	338
Table 10-39	I <sup>2</sup> C Timing Requirements . . . . .	319	Table 10-60	ICEPick Debug Secondary TAPs . . . . .	345
Table 10-40	I <sup>2</sup> C Switching Characteristics . . . . .	320	Table 10-61	Emulation Interface with Different Debug Port Configurations . . . . .	346
Table 10-41	SPI Timing Requirements . . . . .	321	Table 10-62	MSTID mapping for Hardware Instrumentation (CPTRACERS) . . . . .	348
Table 10-42	SPI Switching Characteristics . . . . .	321	Table 10-63	MSTID Mapping for Software Messages . . . . .	348
Table 10-43	HyperLink Peripheral Timing Requirements . . . . .	324	Table 10-64	Cross-Triggering Connection . . . . .	349
Table 10-44	HyperLink Peripheral Switching Characteristics . . . . .	324	Table 10-65	TI XTRIG Assignment . . . . .	349
Table 10-45	UART Timing Requirements . . . . .	326	Table 10-66	Peripherals Emulation Support . . . . .	350
Table 10-46	UART Switching Characteristics . . . . .	327	Table 10-67	EMUSUSP Peripheral Summary (for EMUSUSP handshake from DEBUGSS) . . . . .	351
Table 10-47	MACID1 Register Field Descriptions . . . . .	328	Table 10-68	EMUSUSP Core Summary (for EMUSUSP handshake to DEBUGSS) . . . . .	351
Table 10-48	MACID2 Register Field Descriptions . . . . .	328	Table 10-69	Trace Switching Characteristics . . . . .	352
Table 10-49	RFTCLK Select Register Field Descriptions . . . . .	329	Table 10-70	JTAG Test Port Timing Requirements . . . . .	353
Table 10-50	MDIO Timing Requirements . . . . .	330	Table 10-71	JTAG Test Port Switching Characteristics . . . . .	353
Table 10-51	MDIO Switching Characteristics . . . . .	330	Table 12-1	Thermal Resistance Characteristics (PBGA Package) AAW . . . . .	357
Table 10-52	Timer Input Timing Requirements . . . . .	331			





## 2 Device Characteristics

The following table provides an overview of the TCI6636K2H SoC. The table shows the significant features of the device, including the capacity of on-chip RAM, the peripherals, the CPU frequency, and the package type with pin count.

**Table 2-1 Characteristics of the TCI6636K2H Processor (Part 1 of 2)**

HARDWARE FEATURES		TCI6636K2H
Cores	C66x DSP	8
	ARM Cortex-A15 MPCore	4
Peripherals	DDR3 memory controller (72-bit bus width) [1.5 V I/O] (clock source = DDRREFCLKN[P])	2
	16-bit ASYNC EMIF	1
	EDMA3 (64 independent channels) [CPU/3 clock rate]	5
	High-speed 1×/2×/4× Serial RapidIO port (4 lanes)	1
	HyperLink (4 lanes)	2
	AIF2 (Second generation Antenna Interface) (6 lanes)	1
	I <sup>2</sup> C	3
	SPI	3
	PCIe (2 lanes)	1
	USB 3.0	1
	USIM <sup>(1)</sup>	1
	UART	2
	10/100/1000 Ethernet	4
	Management Data Input/Output (MDIO)	1
	64-bit timers (configurable) (internal clock source = CPU/6 clock frequency)	Twenty 64-bit <b>or</b> Forty 32-bit
	General-Purpose Input/Output port (GPIO)	32
Encoder/Decoder Coprocessors	VCP2 (clock source = CPU/3 clock frequency)	4
	TCP3d (clock source = CPU/2 clock frequency)	2
	FFTC (clock source = CPU/3 clock frequency)	4
	BCP (clock source = CPU/3 clock frequency)	1
Accelerators	Receive Accelerator (RAC)	2
	Transmit Accelerator (TAC)	1
	Rake/Search Accelerator (RSA)	16
	Packet Accelerator	1
	Security Accelerator <sup>(2)</sup>	1
On-Chip Memory Organization	L1 program memory controller (C66x)	32KB per CorePac
	L1 data memory controller (C66x)	32KB per CorePac
	Shared L2 Cache (C66x)	8192KB
	L3 ROM (C66x)	128KB
	L1 program memory controller (ARM Cortex-A15)	32KB per CorePac
	L1 data memory controller (ARM Cortex-A15)	32KB per CorePac
	Shared L2 Cache (ARM Cortex-A15)	4096KB
	L3 ROM (ARM Cortex-A15)	256KB
MSMC	6MB	
C66x CorePac Revision ID	CorePac Revision ID Register (address location: 0181 2000h)	0x0009_0000 (PG 1.0)
		0x0009_0002 (PG 1.1)

**Table 2-1 Characteristics of the TCI6636K2H Processor (Part 2 of 2)**

HARDWARE FEATURES		TCI6636K2H
JTAG BSDL_ID	JTAGID Register (address location: 0x02620018)	0x0b98102f (PG 1.0) 0x1b98102f (PG 1.1)
Frequency	C66x	Up to 1.2 GHz
	ARM Cortex-A15	Up to 1.4 GHz
Voltage	Core (V)	SmartReflex variable supply
	I/O (V)	0.85 V, 1.0 V, 1.35 V, 1.5 V, 1.8 V, and 3.3 V
BGA Package	40 mm × 40 mm	AAW 1517-pin flip-chip plastic BGA
Process Technology	μm	0.028 μm
Product Status <sup>(3)</sup>	Product Preview (PP), Advance Information (AI), or Production Data (PD)	PD
<b>End of Table 2-1</b>		

1 The USIM is implemented for support of secure devices only. Contact your local technical sales representative for further details

2 The Security Accelerator function is subject to export control and will be enabled *only* for approved device shipments.

3 PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

## 2.1 C66x DSP CorePac

The C66x DSP CorePac extends the performance of the C64x+ and C674x CPUs through enhancements and new features. Many of the new features target increased performance for vector processing. The C64x+ and C674x DSPs support 2-way SIMD operations for 16-bit data and 4-way SIMD operations for 8-bit data. On the C66x DSP, the vector processing capability is improved by extending the width of the SIMD instructions. C66x DSPs can execute instructions that operate on 128-bit vectors. The C66x CPU also supports SIMD for floating-point operations. Improved vector processing capability (each instruction can process multiple data in parallel) combined with the natural instruction level parallelism of C6000 architecture (e.g., execution of up to 8 instructions per cycle) results in a very high level of parallelism that can be exploited by DSP programmers through the use of TI's optimized C/C++ compiler.

Each C66x DSP CorePac has two Rake and Search Accelerators (RSA) integrated on-chip. The tightly coupled accelerator RSA can be used for:

- Chip rate spreading of WCDMA Rel'99, CDMA2000, HSDPA, and HSDPA+
- Chip rate despreading and correlation of WCDMA Rel'99, HSDPA, and HSDPA+ (e.g., Rake receiver, preamble detection)
- Reed-Muller decoding

For more details on the C66x CPU and its enhancements over the C64x+ and C674x architectures, see the following documents (2.4 [“Related Documentation from Texas Instruments”](#) on page 19):

- *C66x CPU and Instruction Set Reference Guide*
- *C66x DSP Cache User Guide*
- *C66x CorePac User Guide*



## 2.2 ARM CorePac

The ARM CorePac of the TCI6636K2H integrates an ARM Cortex-A15 Cluster (4 ARM Cortex-A15 processors) with additional logic for bus protocol conversion, emulation, interrupt handling, and debug related enhancements. The ARM Cortex-A15 processor is an ARMv7A-compatible, dual-issue, out-of-order pipeline with integrated L1 caches. The implementation also supports advanced SIMDV2 (Neon technology) and VFPv4 (Vector Floating Point) architecture extensions, security, virtualization, LPAE (Large Physical Address Extension), and multiprocessing extensions. The quad core cluster includes a 4MB L2 cache and support for AMBA4 AXI and AXI Coherence Extension (ACE) protocols.

## 2.3 Development Tools

### 2.3.1 Development Support

In case the customer would like to develop their own features and software on the TCI6636K2H device, TI offers an extensive line of development tools for the TMS320C6000™ DSP platform, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules. The tool's support documentation is electronically available within the Code Composer Studio™ Integrated Development Environment (IDE).

The following products support development of KeyStone devices:

- **Software Development Tools:**
  - Code Composer Studio™ Integrated Development Environment (IDE), including Editor C/C++/Assembly Code Generation, and Debug plus additional development tools
  - Scalable, Real-Time Foundation Software (DSP/BIOS™), which provides the basic run-time target software needed to support any DSP application
- **Hardware Development Tools:**
  - Extended Development System (XDS™) Emulator (supports multiprocessor system debug)
  - EVM (Evaluation Module)

### 2.3.2 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all devices and support tools. Each family member has one of two prefixes: X or [blank]. These prefixes represent evolutionary stages of product development from engineering prototypes through fully qualified production devices/tools.

Device development evolutionary flow:

- **X:** Experimental device that is not necessarily representative of the final device's electrical specifications
- **[Blank]:** Fully qualified production device

Support tool development evolutionary flow:

- **X:** Development-support product that has not yet completed Texas Instruments internal qualification testing.
- **[Blank]:** Fully qualified development-support product

Experimental (X) and fully qualified [Blank] devices and development-support tools are shipped with the following disclaimer:

***Developmental product is intended for internal evaluation purposes.***

Fully qualified and production devices and development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

# TCI6636K2H

## Multicore DSP+ARM KeyStone II System-on-Chip (SoC)



SPRS835F—October 2013


Predictions show that experimental devices (X) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, AAW), the temperature range (for example, blank is the default case temperature range), and the device speed range, in Megahertz (for example, blank is 1000 MHz [1 GHz]).

For device part numbers and further ordering information for TCI6636K2H in the AAW package type, see the TI website [www.ti.com](http://www.ti.com) or contact your TI sales representative.

Figure 2-1 provides a legend for reading the complete device name for any C66x™ DSP generation member.

**Figure 2-1 C66x™ DSP Device Nomenclature (including the TCI6636K2H DSP)**



## 2.4 Related Documentation from Texas Instruments

These documents describe the TCI6636K2H Multicore DSP+ARM KeyStone II System-on-Chip (SoC). Copies of these documents are available on the Internet at [www.ti.com](http://www.ti.com).

<i>64-bit Timer (Timer 64) for KeyStone Devices User Guide</i>	SPRUGV5
<i>ARM CorePac User Guide for KeyStone II Devices User Guide</i>	SPRUHJ4
<i>Antenna Interface 2 (AIF2) for KeyStone Devices User Guide</i>	SPRUGV7
<i>AIF1-to-AIF2 Antenna Interface Migration Guide for KeyStone Devices</i>	SPRABH8
<i>Bit Coprocessor (BCP) for KeyStone Devices User Guide</i>	SPRUGZ1
<i>BCP-TCP3d for KeyStone Devices</i>	SPRABH6
<i>Bootloader for the C66x DSP User Guide</i>	SPRUGY5
<i>C66x CorePac User Guide</i>	SPRUGW0
<i>C66x CPU and Instruction Set Reference Guide</i>	SPRUGH7
<i>C66x DSP Cache User Guide</i>	SPRUGY8
<i>Chip Interrupt Controller (CIC) for KeyStone Devices User Guide</i>	SPRUGW4
<i>Connecting AIF2 with FFTC</i>	SPRABF3
<i>Debug and Trace for KeyStone Devices User Guide</i>	SPRUGZ2
<i>DDR3 Memory Controller for KeyStone Devices User Guide</i>	SPRUGV8
<i>DSP Power Consumption Summary for KeyStone Devices</i>	SPRABL4
<i>External Memory Interface (EMIF16) for KeyStone Devices User Guide</i>	SPRUGZ3
<i>Emulation and Trace Headers Technical Reference</i>	SPRU655
<i>Enhanced Direct Memory Access 3 (EDMA3) for KeyStone Devices User Guide</i>	SPRUGS5
<i>Fast Fourier Transform Coprocessor (FFTC) for KeyStone Devices User Guide</i>	SPRUGS2
<i>General Purpose AIF2 Traffic for KeyStone Devices</i>	SPRABH3
<i>General Purpose Input/Output (GPIO) for KeyStone Devices User Guide</i>	SPRUGV1
<i>Gigabit Ethernet (GbE) Switch Subsystem (1 GB) for KeyStone Devices User Guide</i>	SPRUGV9
<i>HyperLink for KeyStone Devices User Guide</i>	SPRUGW8
<i>Inter Integrated Circuit (I<sup>2</sup>C) for KeyStone Devices User Guide</i>	SPRUGV3
<i>Interrupt Controller (INTC) for KeyStone Devices User Guide</i>	SPRUGW4
<i>Memory Protection Unit (MPU) for KeyStone Devices User Guide</i>	SPRUGW5
<i>Multicore Navigator for KeyStone Devices User Guide</i>	SPRUGR9
<i>Multicore Shared Memory Controller (MSMC) for KeyStone II Devices User Guide</i>	SPRUHJ6
<i>Multicore Programming Guide</i>	SPRAB27
<i>Network Coprocessor (NETCP) for KeyStone Devices User Guide</i>	SPRUGZ6
<i>Optimizing Application Software on KeyStone Devices</i>	SPRABG8
<i>Optimizing Loops on the C66x DSP</i>	SPRABG7
<i>Packet Accelerator (PA) for KeyStone Devices User Guide</i>	SPRUGS4
<i>Peripheral Component Interconnect Express (PCIe) for KeyStone Devices User Guide</i>	SPRUGS6
<i>Phase Locked Loop (PLL) Controller for KeyStone Devices User Guide</i>	SPRUGV2
<i>Power Sleep Controller (PSC) for KeyStone Devices User Guide</i>	SPRUGV4
<i>Security Accelerator (SA) for KeyStone Devices User Guide</i>	SPRUGY6
<i>Security Addendum for KeyStone II Devices<sup>(1)</sup></i>	SPRABS4
<i>Semaphore2 Hardware Module for KeyStone Devices User Guide</i>	SPRUGS3
<i>Serial Peripheral Interface (SPI) for KeyStone Devices User Guide</i>	SPRUGP2
<i>Serial RapidIO (SRIO) for KeyStone Devices User Guide</i>	SPRUGW1
<i>Turbo Decoder Coprocessor 3 (TCP3d) for KeyStone Devices User Guide</i>	SPRUGS0

**TCI6636K2H**  
**Multicore DSP+ARM KeyStone II System-on-Chip (SoC)**

SPRS835F—October 2013

---



*Turbo Encoder Coprocessor 3 (TCP3e) for KeyStone Devices User Guide*

SPRUGS1

*Universal Asynchronous Receiver/Transmitter (UART) for KeyStone Devices User Guide*

SPRUGP1

*Viterbi Coprocessor (VCP2) for KeyStone Devices User Guide*

SPRUGV6

1 Contact a TI sales office to obtain this document.


### 3 C66x CorePac

The C66x CorePac consists of several components:

- Level-one and level-two memories (L1P, L1D, L2)
- Data Trace Formatter (DTF)
- Embedded Trace Buffer (ETB)
- Interrupt controller
- Power-down controller
- External memory controller
- Extended memory controller
- A dedicated local power/sleep controller (LPSC)

The C66x CorePac also provides support for big and little endianness, memory protection, and bandwidth management (for resources local to the CorePac). [Figure 3-1](#) shows a block diagram of the C66x CorePac.

**Figure 3-1 C66x CorePac Block Diagram**



For more detailed information on the C66x CorePac in the TCI6636K2H device, see the *C66x CorePac User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.

### 3.1 Memory Architecture

Each C66x CorePac of the TCI6636K2H device contains a 1024KB level-2 memory (L2), a 32KB level-1 program memory (L1P), and a 32KB level-1 data memory (L1D). The device also contains a 6144KB multicore shared memory (MSM). All memory on the TCI6636K2H has a unique location in the memory map (see the Memory, Interrupts, and EDMA chapter).

After device reset, L1P and L1D cache are configured as all cache, by default. The L1P and L1D cache can be reconfigured via software through the L1PMODE field of the L1P Configuration Register (L1PMODE) and the L1DMODE field of the L1D Configuration Register (L1DCFG) of the C66x CorePac. L1D is a two-way set-associative cache, while L1P is a direct-mapped cache.

The on-chip bootloader changes the reset configuration for L1P and L1D. For more information, see the *Bootloader for the C66x DSP User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.

For more information on the operation L1 and L2 caches, see the *C66x DSP Cache User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.


#### 3.1.1 L1P Memory

The L1P memory configuration for the TCI6636K2H device is as follows:

- Region 0 size is 0K bytes (disabled)
- Region 1 size is 32K bytes with no wait states

Figure 3-2 shows the available SRAM/cache configurations for L1P.

**Figure 3-2 L1P Memory Configurations**




### 3.1.2 L1D Memory

The L1D memory configuration for the TCI6636K2H device is as follows:

- Region 0 size is 0K bytes (disabled)
- Region 1 size is 32K bytes with no wait states

Figure 3-3 shows the available SRAM/cache configurations for L1D.

**Figure 3-3 L1D Memory Configurations**




### 3.1.3 L2 Memory

The L2 memory configuration for the TCI6636K2H device is as follows:

- Total memory size is 8192KB
- Each CorePac contains 1024KB of memory
- Local starting address for each CorePac is 0080 0000h

L2 memory can be configured as all SRAM, all 4-way set-associative cache, or a mix of the two. The amount of L2 memory that is configured as cache is controlled through the L2MODE field of the L2 Configuration Register (L2CFG) of the C66x CorePac. [Figure 3-4](#) shows the available SRAM/cache configurations for L2. By default, L2 is configured as all SRAM after device reset.

**Figure 3-4 L2 Memory Configurations**





Global addresses that are accessible to all masters in the system are in all memory local to the processors. In addition, local memory can be accessed directly by the associated processor through aliased addresses, where the eight MSBs are masked to 0. The aliasing is handled within the CorePac and allows for common code to be run unmodified on multiple cores. For example, address location 0x10800000 is the global base address for CorePac0's L2 memory. CorePac0 can access this location by either using 0x10800000 or 0x00800000. Any other master on the device must use 0x10800000 only. Conversely, 0x00800000 can be used by any of the C66x CorePacs as their own L2 base addresses. For CorePac0, as mentioned, this is equivalent to 0x10800000, for CorePac1 this is equivalent to 0x11800000, and for CorePac2 this is equivalent to 0x12800000. Local addresses should be used only for shared code or data, allowing a single image to be included in memory. Any code/data targeted to a specific core, or a memory region allocated during run-time by a particular CorePac should always use the global address only.

### 3.1.4 Multicore Shared Memory SRAM

The MSM SRAM configuration for the TCI6636K2H device is as follows:

- Memory size of 6144KB
- Can be configured as shared L2 or shared L3 memory
- Allows extension of external addresses from 2GB up to 8GB
- Has built-in memory protection features

The MSM SRAM is always configured as all SRAM. When configured as a shared L2, its contents can be cached in L1P and L1D. When configured in shared L3 mode, its contents can be cached in L2 also. For more details on external memory address extension and memory protection features, see the *Multicore Shared Memory Controller (MSMC) for KeyStone Devices User Guide* in 2.4 [“Related Documentation from Texas Instruments”](#) on page 19.

### 3.1.5 L3 Memory

The L3 ROM on the device is 128KB. The ROM contains software used to boot the device. There is no requirement to block accesses from this portion to the ROM.

## 3.2 Memory Protection

Memory protection allows an operating system to define who or what is authorized to access L1D, L1P, and L2 memory. To accomplish this, the L1D, L1P, and L2 memories are divided into pages. There are 16 pages of L1P (2KB each), 16 pages of L1D (2KB each), and 32 pages of L2 (32KB each). The L1D, L1P, and L2 memory controllers in the C66x CorePac are equipped with a set of registers that specify the permissions for each memory page.

Each page may be assigned with fully orthogonal user and supervisor read, write, and execute permissions. In addition, a page may be marked as either (or both) locally accessible or globally accessible. A local access is a direct DSP access to L1D, L1P, and L2, while a global access is initiated by a DMA (either IDMA or the EDMA3) or by other system masters. Note that EDMA or IDMA transfers programmed by the DSP count as global accesses. On a secure device, pages can be restricted to secure access only (default) or opened up for public, non-secure access.

The DSP and each of the system masters on the device are all assigned a privilege ID. It is possible to specify only whether memory pages are locally or globally accessible.

The AIDx and LOCAL bits of the memory protection page attribute registers specify the memory page protection scheme, see [Table 3-1](#).

**Table 3-1 Available Memory Page Protection Schemes**

AIDx <sup>(1)</sup> Bit	Local Bit	Description
0	0	No access to memory page is permitted.
0	1	Only direct access by DSP is permitted.
1	0	Only accesses by system masters and IDMA are permitted (includes EDMA and IDMA accesses initiated by the DSP).
1	1	All accesses permitted.
<b>End of Table 3-1</b>		

<sup>1</sup> x = 0, 1, 2, 3, 4, 5

Faults are handled by software in an interrupt (or an exception, programmable within the CorePac interrupt controller) service routine. A DSP or DMA access to a page without the proper permissions will:

- Block the access — reads return 0, writes are ignored
- Capture the initiator in a status register — ID, address, and access type are stored
- Signal the event to the DSP interrupt controller

The software is responsible for taking corrective action to respond to the event and resetting the error status in the memory controller. For more information on memory protection for L1D, L1P, and L2, see the *C66x CorePac User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.

### 3.3 Bandwidth Management

When multiple requestors contend for a single C66x CorePac resource, the conflict is resolved by granting access to the highest priority requestor. The following four resources are managed by the bandwidth management control hardware:

- Level 1 Program (L1P) SRAM/Cache
- Level 1 Data (L1D) SRAM/Cache
- Level 2 (L2) SRAM/Cache
- Memory-mapped registers configuration bus

The priority level for operations initiated within the C66x CorePac are declared through registers in the CorePac. These operations are:

- DSP-initiated transfers
- User-programmed cache coherency operations
- IDMA-initiated transfers

The priority level for operations initiated outside the CorePac by system peripherals is declared through the Priority Allocation Register (PRI\_ALLOC). System peripherals with no fields in PRI\_ALLOC have their own registers to program their priorities.

More information on the bandwidth management features of the CorePac can be found in the *C66x CorePac Reference Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.

### 3.4 Power-Down Control

The C66x CorePac supports the ability to power-down various parts of the CorePac. The power-down controller (PDC) of the CorePac can be used to power down L1P, the cache control hardware, the DSP, and the entire CorePac. These power-down features can be used to design systems for lower overall system power requirements.



**Note**—The TCI6636K2H does not support power-down modes for the L2 memory at this time.

More information on the power-down features of the C66x CorePac can be found in the *C66x CorePac Reference Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19

### 3.5 C66x CorePac Revision

The version and revision of the C66x CorePac can be read from the CorePac Revision ID Register (MM\_REVID) located at address 0181 2000h. The MM\_REVID register is shown in [Table 3-2](#) and described in [Table 3-2](#). The C66x CorePac revision is dependent on the silicon revision being used.

**Figure 3-5 CorePac Revision ID Register (MM\_REVID)**

31	16	15	0
VERSION		REVISION	
R-n		R-n	

Legend: R = Read only; R/W = Read/Write; -n = value after reset

**Table 3-2 CorePac Revision ID Register (MM\_REVID) Field Descriptions**

Bit	Name	Value	Description
31-16	VERSION	xxxxh	Version of the C66x CorePac implemented on the device will depend on the silicon being used.
15-0	REVISION	0000h	Revision of the C66x CorePac version implemented on this device.
<b>End of Table 3-2</b>			

### 3.6 C66x CorePac Register Descriptions

See the *C66x CorePac User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19 for register offsets and definitions.

## 4 ARM CorePac


The ARM CorePac is added in the TCI6636K2H to enable the ability for layer 2 and layer 3 processing on-chip. Operations such as traffic control, local O&M, NBAP/FP termination, and SCTP processing can all be performed with the Cortex-A15 processor core.

The ARM CorePac of the TCI6636K2H integrates one or more Cortex-A15 processor clusters with additional logic for bus protocol conversion, emulation, interrupt handling, and debug related enhancements. The Cortex™-A15 processor is an ARMv7A-compatible, multi-issue out-of-order superscalar execution engine with integrated L1 caches. The implementation also supports advanced SIMDv2 (NEON™ technology) and VFPv4 (vector floating point) architecture extensions, security, virtualization, LPAE (large physical address extension), and multiprocessing extensions. The ARM CorePac includes a 4MB L2 cache and support for AMBA4 AXI and AXI coherence extension (ACE) protocols. An interrupt controller is included in the ARM CorePac to handle host interrupt requests in the system.

The ARM CorePac has three functional clock domains, including a high-frequency clock domain used by the Cortex™-A15. The high-frequency domain is isolated from the rest of the device by asynchronous bridges.

Figure 4-1 shows an overall view of the Quad ARM CorePac.

Figure 4-1 KeyStone II ARM CorePac Block Diagram



## 4.1 Features

The key features of the Quad Core ARM CorePac are as follows:

- One or more Cortex-A15 processors, each containing:
  - Cortex-A15 processor revision R2P4.
  - ARM architecture version 7 ISA.
  - Multi-issue, out-of-order, superscalar pipeline.
  - L1 and L2 instruction and data cache of 32 KB, 2-way, 16 word line with 128 bit interface.
  - Integrated L2 cache of 4MB, 16-way, 16 word line, 128-bit interface to L1 along with ECC/parity.
  - Includes the NEON media coprocessor (NEON™), which implements the advanced SIMDv2 media processing architecture and the VFPv4 Vector Floating Point architecture.
  - The external interface uses the AXI protocol configured to 128-bit data width.
  - Includes the System Trace Macrocell (STM) support for non-invasive debugging.
  - Implements the ARMv7 debug with watchpoint and breakpoint registers and 32-bit advanced peripheral bus (APB) slave interface to CoreSight™ debug systems.
- Interrupt controller
  - Supports up to 480 interrupt requests
- Emulation/debug
  - Compatible with CoreSight™ architecture
- Clock generation
  - Through the dedicated ARM PLL

## 4.2 System Integration

The ARM CorePac integrates the following group of submodules.

- **Cortex™-A15 Processors:** Provides a high processing capability, including the NEON™ technology for mobile multimedia acceleration. The Cortex™-A15 communicates with the rest of the ARM CorePac through an AXI bus with an AXI2VBUSM bridge and receives interrupts from the ARM CorePac interrupt controller (ARM INTC).
- **Interrupt Controller:** Handles interrupts from modules outside of the ARM CorePac (for details, see “[ARM Interrupt Controller](#)”).
- **Clock Divider:** Provides the required divided clocks to the internal modules of the ARM CorePac and has a clock input from the ARM PLL and the Main PLL
- **In-Circuit Emulator:** Fully compatible with CoreSight™ architecture and enables debugging capabilities.

## 4.3 ARM Cortex-A15 Processor

### 4.3.1 Overview

The ARM Cortex™-A15 processor incorporates the technologies available in the ARM7™ architecture. These technologies include NEON™ for media and signal processing and Jazelle™ RCT for acceleration of real-time compilers, Thumb®-2 technology for code density, and the VFPv4 floating point architecture. For details, see the ARM Cortex™-A15 Processor Technical Reference Manual.

### 4.3.2 Features

Table 4-1 shows the features supported by the Cortex-A15 processor core.

**Table 4-1 Cortex-A15 Processor Core Supported Features**

Features	Description
ARM version 7-A ISA	Standard Cortex-A15 processor instruction set + Thumb2, ThumbEE, JazelleX Java accelerator, and media extensions Backward compatible with previous ARM ISA versions
Cortex-A15 processor version	R2P4
Integer core	Main core for processing integer instructions
NEON core	Gives greatly enhanced throughput for media workloads and VFP-Lite support
Architecture Extensions	Security, virtualization and LPAE (40-bit physical address) extensions
L1 Lcache and Dcache	32KB, 2-way, 16 word line, 128 bit interface
L2 cache	4096KB, 16-way, 16 word line, 128 bit interface to L1, ECC/Parity is supported shared between cores L2 valid bits cleared by software loop or by hardware
Cache Coherency	Support for coherent memory accesses between A15 cores and other non-core master peripherals (Ex: EDMA) in the DDR3A and MSMC SRAM space.
Branch target address cache	Dynamic branch prediction with Branch Target Buffer (BTB) and Global History Buffer (GHB), a return stack, and an indirect predictor
Enhanced memory management unit	Mapping sizes are 4KB, 64KB, 1MB, and 16MB
Buses	128b AXI4 internal bus from Cortex-A15 converted to a 256b VBUSM to interface (through the MSMC) with MSMC SRAM, DDR EMIF, ROM, Interrupt controller and other system peripherals
Non-invasive Debug Support	Processor instruction trace using 4x Program Trace Macrocell (Coresight™ PTM), Data trace (print-f style debug) using System Trace Macrocell (Coresight™ STM) and Performance Monitoring Units (PMU)
Misc Debug Support	JTAG based debug and Cross triggering
Clocking	Dedicated ARM PLL for flexible clocking scenarios
Voltage	SmartReflex voltage domain for automatic voltage scaling
Power	Support for standby modes and separate core power domains for additional leakage power reduction
<b>End of Table 4-1</b>	

### 4.3.3 ARM Interrupt Controller

The ARM CorePac interrupt controller (AINTC) is responsible for prioritizing all service requests from the system peripherals and the Secondary interrupt controller CIC2 and then generating either nIRQ or nFIQ to the Cortex-A15 processor. The type of the interrupt (nIRQ or nFIQ) and the priority of the interrupt inputs are programmable. The AINTC interfaces to the Cortex-A15 processor via the AXI port through an VBUS2AXI bridge and runs at half the processor speed. It has the capability to handle up to 480 requests, which can be steered/prioritized as A15 nFIQ or nIRQ interrupt requests.


The general features of the AINTC are:

- Up to 480 level sensitive shared peripheral interrupts (SPI) inputs
- Individual priority for each interrupt input
- Each interrupt can be steered to nFIQ or nIRQ
- Independent priority sorting for nFIQ and nIRQ
- Secure mask flag

On the chip level, there is a dedicated chip level interrupt controller to serve the ARM interrupt controller. See the Interrupt section for more details.

The figure below shows an overall view of the ARM CorePac Interrupt Controller.

**Figure 4-2 ARM Interrupt Controller for Four Cortex-A15 Processor Cores**



### 4.3.4 Endianess

The ARM CorePac can operate in either little endian or big endian mode. When the ARM CorePac is in little endian mode and the rest of the system is in big endian mode, the bridges in the ARM CorePac are responsible for performing the endian conversion.

## 4.4 CFG Connection

The ARM CorePac has two slave ports. The TCI6636K2H masters cannot access the ARM CorePac internal memory space.

1. Slave port 0 (TeraNet 3P\_A) is a 32 bit wide port used for the ARM Trace module.
2. Slave port 1 (TeraNet 3P\_B) is a 32 bit wide port used to access the rest of the system configuration.

## 4.5 Main TeraNet Connection

There is one master port coming out of the ARM CorePac. The master port is a 256 bit wide port for the transactions going to the MSMC and DDR\_EMIF data spaces.

## 4.6 Clocking and Reset

### 4.6.1 Clocking

The ARM CorePac includes a dedicated embedded DPLL (ARM PLL). The Cortex-A15 processor core clocks are sourced from this ARM PLL Controller. The Cortex-A15 processor core clock has a maximum frequency of 1.4 Ghz. The ARM CorePac subsystem also uses the SYSCLK1 clock source from the main PLL is locally divided (/1, /3 and /6) and provided to certain sub-modules inside the ARM CorePac. AINTC sub module runs at a frequency of SYSCLK1/6.

### 4.6.2 Reset

The ARM CorePac does not support local reset. It is reset whenever the device is under reset. In addition, the interrupt controller (AINTC) can only be reset during  $\overline{\text{POR}}$  and  $\overline{\text{RESETFULL}}$ . AINTC also resets whenever device is under reset.

For the complete programming model, refer to the KeyStone II ARM CorePac User Guide.




## 5 Terminals

### 5.1 Package Terminals

Figure 5-1 shows the AAW ball grid array package (bottom view).


Figure 5-1 AAW 1517-PIN BGA Package (Bottom View)



### 5.2 Pin Map

The following figures show the pin assignments in four quadrants (A, B, C, and D).

Figure 5-2 Pin Map Panels (Bottom View)



# TCI6636K2H

## Multicore DSP+ARM KeyStone II System-on-Chip (SoC)



SPRS835F—October 2013

**Figure 5-3 TCI6636K2K Pin Map Left Side Panel (A) — Bottom View**

	1	2	3	4	5	6	7	8	9	10
<b>AW</b>	(NOPIN)	VSS	VSS	MCM1CLKP	MCM1CLKN	VSS	MCM0RXN3	MCM0RXP3	VSS	MCM0RXN0
<b>AV</b>	VSS	VSS	MCM1RXN3	MCM1RXP3	VSS	MCM1RXN1	MCM1RXP1	VSS	MCM0RXN2	MCM0RXP2
<b>AU</b>	VSS	VSS	VSS	MCM1RXN2	MCM1RXP2	VSS	MCM1RXN0	MCM1RXP0	VSS	MCM0RXN1
<b>AT</b>	RP1FBN	VSS	MCM1TXN3	MCM1TXP3	VSS	MCM1TXN0	MCM1TXP0	VSS	MCM0CLKP	MCM0CLKN
<b>AR</b>	RP1FBP	RP1CLKP	VSS	MCM1TXN2	MCM1TXP2	VSS	MCM0TXN3	MCM0TXP3	VSS	MCM0TXN1
<b>AP</b>	TSRXCLKOUT0N	RP1CLKN	TSRXCLKOUT1N	VSS	MCM1TXN1	MCM1TXP1	VSS	MCM0TXN2	MCM0TXP2	VSS
<b>AN</b>	TSRXCLKOUT0P	VSS	TSRXCLKOUT1P	RSV002	VSS	VSS	VSS	VSS	VSS	RSV019
<b>AM</b>	TSREFCLKP	ALTCORECLKP	VSS	RSV003	CVDD	MCM1REFRES	RSV020	VSS	MCM0REFRES	VSS
<b>AL</b>	TSREFCLKN	ALTCORECLKN	SYSCLKP	CORECLKSEL	VSS	CVDD	VSS	CVDD	VSS	VDDAHV
<b>AK</b>	SYSCLKOUT	VSS	SYSCLKN	PORZ	RSV012	VSS	CVDD	VSS	CVDD	VSS
<b>AJ</b>	MCM0TXPMDAT	MCM0RXPMDCLK	MCM0TXFLCLK	MCM0RXFLDAT	MCM0RXFLCLK	VSS	VSS	CVDD	VSS	CVDD
<b>AH</b>	MCM1TXPMDCLK	MCM1TXFLDAT	MCM1TXFLCLK	MCM1RXFLCLK	MCM0TXPMDCLK	VSS	VSS	VSS	CVDD	VSS
<b>AG</b>	TDI	MCM1RXFLDAT	MCM0RXPMDAT	VSS	MCM0TXFLDAT	DVDD18	VSS	CVDD	VSS	CVDD
<b>AF</b>	TDO	MCM1TXPMDAT	MCM1RXPMDCLK	MCM1RXPMDAT	BOOTCOMPLETE	VSS	DVDD18	VSS	CVDD	VSS
<b>AE</b>	TCK	TMS	VSS	LRESETZ	HOUT	DVDD18	VSS	CVDD	VSS	CVDD
<b>AD</b>	TRSTZ	RESETZ	RESETFULLZ	LRESETMIENZ	NMIZ	VSS	DVDD18	VSS	CVDD	VSS
<b>AC</b>	TSPUSHEVT1	TSPUSHEVT0	TSSYNCEVT	EXTFRAMEEVENT	RESETSTATZ	DVDD18	VSS	CVDD	VSS	CVDD
<b>AB</b>	TSCOMPOUT	EMU01	EMU14	EMU10	DVDD18	VSS	DVDD18	VSS	CVDD	VSS
<b>AA</b>	USBRESREF	EMU00	EMU11	EMU18	VSS	DVDD18	VSS	CVDD	VSS	CVDD
<b>Y</b>	USBRX0M	VSS	EMU02	EMU03	DVDD18	VSS	DVDD18	VSS	CVDD	VSS
<b>W</b>	USBRX0P	USBCLKP	EMU04	EMU05	VSS	DVDD18	VSS	CVDD	VSS	CVDD
<b>V</b>	USBTX0M	USBCLKM	VSS	EMU06	DVDD18	VSS	DVDD18	VSS	CVDD	VSS
<b>U</b>	USBTX0P	USBDP	EMU08	EMU07	EMU12	DVDD18	VSS	CVDD	VSS	CVDD
<b>T</b>	USBVBUS	USBDM	EMU09	EMU13	EMU16	VSS	DVDD18	VSS	CVDD	VSS
<b>R</b>	USBID0	VSS	EMU15	EMU17	VSS	DVDD18	VSS	CVDD	VSS	CVDD
<b>P</b>	RSV001	RSV000	SDA0	SCL2	VSS	VSS	CVDD	VSS	CVDD	VSS
<b>N</b>	SCL0	SDA1	SDA2	SCL1	VSS	CVDD	VSS	CVDD	VSS	CVDD
<b>M</b>	TIM1	TIM0	TIM00	TIM01	UART1RTS	VSS	CVDD	VSS	CVDD	VSS
<b>L</b>	UART0CTS	UART1RXD	USBDPVBUS	UART0RTS	VSS	CVDD	VSS	DVDD15	VSS	DVDD15
<b>K</b>	UART1CTS	UART0TXD	UART1TXD	UART0RXD	VSS	VSS	DVDD15	VSS	DVDD15	VSS
<b>J</b>	VSS	VSS	VSS	VSS	VSS	DVDD15	VSS	DVDD15	VSS	DVDD15
<b>H</b>	DDR3AD04	DDR3AD01	DDR3AD13	VSS	DDR3AD17	VSS	DVDD15	VSS	DVDD15	DDR3ARZQ1
<b>G</b>	DDR3AD00	DDR3AD03	DDR3AD10	DDR3AD16	DDR3AD20	DDR3AD29	DDR3AD30	DDR3AA02	DDR3AA01	DDR3AA03
<b>F</b>	DDR3AD02	DDR3AD06	DDR3ADQM1	DDR3AD09	DDR3AD19	DDR3AD26	DDR3AD25	DDR3AA05	DDR3AA04	DDR3AA10
<b>E</b>	DDR3ADQS0P	DDR3AD05	VSS	DDR3AD08	VSS	DDR3ADQM3	VSS	DDR3AA00	VSS	DDR3AA12
<b>D</b>	DDR3ADQS0N	DDR3AD07	DDR3AD14	DDR3AD15	DDR3AD18	DDR3AD21	DDR3AD31	DDR3AA09	DDR3AA07	DDR3AA15
<b>C</b>	VSS	DDR3ADQM0	DDR3ADQS1N	VSS	DDR3AD22	VSS	DDR3AD24	VSS	DDR3AA06	VSS
<b>B</b>	VSS	VSS	DDR3ADQS1P	DDR3AD12	DDR3ADQS2N	DDR3AD23	DDR3ADQS3P	DDR3AD28	DDR3AA08	DDR3AA14
<b>A</b>	(NOPIN)	VSS	VSS	DDR3AD11	DDR3ADQS2P	DDR3ADQM2	DDR3ADQS3N	DDR3AD27	DDR3AA11	DDR3AA13

**Figure 5-4 TCI6636K2K Pin Map Left Center Panel (B) — Bottom View**

	11	12	13	14	15	16	17	18	19	20
<b>AW</b>	MCMORXP0	VSS	AIFRXN3	AIFRXP3	VSS	AIFRXN0	AIFRXP0	VSS	RSV065	RSV064
<b>AV</b>	VSS	AIFRXN5	AIFRXP5	VSS	AIFRXN2	AIFRXP2	VSS	RSV061	RSV060	VSS
<b>AU</b>	MCMORXP1	VSS	AIFRXN4	AIFRXP4	VSS	AIFRXN1	AIFRXP1	VSS	RSV070	RSV071
<b>AT</b>	VSS	AIFTXN5	AIFTXP5	VSS	AIFTXN2	AIFTXP2	VSS	RSV063	RSV062	VSS
<b>AR</b>	MCMOTXP1	VSS	AIFTXN4	AIFTXP4	VSS	AIFTXN1	AIFTXP1	VSS	RSV067	RSV066
<b>AP</b>	MCMOTXN0	MCMOTXP0	VSS	AIFTXN3	AIFTXP3	VSS	AIFTXN0	AIFTXP0	VSS	VSS
<b>AN</b>	VSS	VSS	VSS	VSS	VSS	RSV068	VSS	VSS	RSV026	VSS
<b>AM</b>	AIFREFRES1	VSS	VSS	RSV025	AIFREFRES0	RSV024	VSS	VSS	RSV069	VSS
<b>AL</b>	VSS	VDDAHV	VSS	VDDAHV	VSS	VDDAHV	VSS	VDDAHV	VSS	VDDAHV
<b>AK</b>	VDDAHV	VSS	VDDAHV	VSS	VDDAHV	VSS	VDDAHV	VSS	VDDAHV	VSS
<b>AJ</b>	VSS	VDDALV	VSS	VDDALV	VSS	VDDALV	VSS	VDDALV	VSS	VDDALV
<b>AH</b>	VDDALV	VSS	VDDALV	VSS	VDDALV	VSS	VDDALV	VSS	VDDALV	VSS
<b>AG</b>	VSS	VDDALV	VSS	VDDALV	VSS	VDDALV	VSS	VDDALV	VSS	VDDALV
<b>AF</b>	AVDDA1	VSS	VDDALV	VSS	VDDALV	VSS	VDDALV	VSS	VDDALV	VSS
<b>AE</b>	VSS	CVDD	VSS	CVDD	VSS	CVDD	VSS	CVDD	VSS	CVDD
<b>AD</b>	VNWA2	VSS	CVDD	VSS	CVDD	VSS	CVDD1	VSS	CVDD1	VSS
<b>AC</b>	VSS	CVDD	VSS	CVDD	VSS	CVDD	VSS	CVDD1	VSS	CVDD
<b>AB</b>	CVDD	VSS	VDDUSB	VSS	CVDD	VSS	CVDD	VSS	CVDD	VSS
<b>AA</b>	VSS	VP	VSS	DVDD33	VSS	CVDD	VSS	CVDD	VSS	CVDD
<b>Y</b>	VPTX	VSS	VPH	VSS	CVDD	VSS	CVDD	VSS	CVDD	VSS
<b>W</b>	VSS	CVDD	VSS	CVDD	VSS	CVDD1	VSS	CVDD	VSS	CVDD
<b>V</b>	VNWA4	VSS	CVDD1	VSS	CVDD	VSS	CVDD1	VSS	CVDD	VSS
<b>U</b>	VSS	CVDD	VSS	CVDD1	VSS	CVDD1	VSS	CVDD	VSS	CVDD1
<b>T</b>	CVDD	VSS	CVDD1	VSS	CVDD	VSS	CVDD	VSS	CVDD	VSS
<b>R</b>	VSS	CVDD	VSS	CVDD	VSS	CVDD	VSS	CVDD	VSS	CVDD
<b>P</b>	AVDDA6	VSS	CVDD	VSS	CVDD	VSS	CVDD	VSS	CVDD	VSS
<b>N</b>	VSS	CVDD	VSS	CVDD	VSS	CVDD	VSS	CVDD	VSS	AVDDA2
<b>M</b>	DVDD15	VSS	AVDDA7	VSS	AVDDA8	VSS	DVDD15	AVDDA9	DVDD15	AVDDA10
<b>L</b>	VSS	DVDD15	VSS	DVDD15	VSS	DVDD15	VSS	DVDD15	VSS	DVDD15
<b>K</b>	DVDD15	VSS	DVDD15	VSS	DVDD15	VSS	DVDD15	VSS	DVDD15	VSS
<b>J</b>	VSS	DVDD15	VSS	DVDD15	VSS	DVDD15	VSS	DVDD15	VSS	DVDD15
<b>H</b>	DVDD15	VSS	DVDD15	VSS	DVDD15	DDR3ARZQ0	DVDD15	VSS	DVDD15	VSS
<b>G</b>	DDR3ABA2	DDR3ACE0	DDR3AODT1	DDR3AVREFSSTL	DDR3ACB07	DDR3AD33	DDR3AD35	DDR3AD42	DDR3AD44	DDR3AD51
<b>F</b>	DDR3ACE1Z	DDR3AWEZ	RSV029	DDR3ACB05	DDR3ACB03	DDR3AD34	DDR3AD38	DDR3AD47	DDR3AD43	DDR3AD54
<b>E</b>	VSS	DDR3AODT0	VSS	DDR3ADQM8	VSS	DDR3AD32	VSS	DDR3AD39	VSS	DDR3AD53
<b>D</b>	DDR3ACE0Z	RSV027	RSV028	DDR3ACB06	DDR3ACB04	DDR3AD36	DDR3AD37	DDR3AD46	DDR3AD41	DDR3AD50
<b>C</b>	DDR3ABA1	VSS	DDR3ACASZ	VSS	DDR3ACB01	VSS	DDR3ADQM4	VSS	DDR3AD40	VSS
<b>B</b>	DDR3ABA0	DDR3ACLKOUTN0	DDR3ACLKOUTN1	DDR3ARESETZ	DDR3ADQS8P	DDR3ACB02	DDR3ADQS4N	DDR3AD45	DDR3ADQS5P	DDR3AD49
<b>A</b>	DDR3ACE1	DDR3ACLKOUTP0	DDR3ACLKOUTP1	DDR3ARASZ	DDR3ADQS8N	DDR3ACB00	DDR3ADQS4P	DDR3ADQM5	DDR3ADQS5N	DDR3AD48

# TCI6636K2H

## Multicore DSP+ARM KeyStone II System-on-Chip (SoC)



SPRS835F—October 2013

**Figure 5-5 TCI6636K2K Pin Map Right Center Panel (C) — Bottom View**

21	22	23	24	25	26	27	28	29	30	
VSS	RIORXN2	RIORXP2	VSS	SGMII3RXN	SGMII3RXP	VSS	SGMII0RXN	SGMII0RXP	VSS	AW
RIORXN3	RIORXP3	VSS	RIORXN0	RIORXP0	VSS	SGMII1RXN	SGMII1RXP	VSS	PCIERXN1	AV
VSS	RIORXN1	RIORXP1	VSS	SGMII2RXN	SGMII2RXP	VSS	SGMII0TXN	SGMII0TXP	VSS	AU
RIOTXN3	RIOTXP3	VSS	RIOTXN0	RIOTXP0	VSS	SGMII1TXN	SGMII1TXP	VSS	PCIETXN0	AT
VSS	VSS	RIOTXN1	RIOTXP1	VSS	SGMII2TXN	SGMII2TXP	VSS	PCIETXN1	PCIETXP1	AR
VSS	RIOTXN2	RIOTXP2	VSS	SGMII3TXN	SGMII3TXP	VSS	VSS	VSS	VSS	AP
VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	PACLKSEL	AN
RIOREFRES	VSS	RSV021	SGMIIREFRES	RSV023	PCIEREFRES	DVDD18	RSV022	DVDD18	RADSYNC	AM
VSS	VDDAHV	VSS	VDDAHV	VSS	DVDD18	VSS	DVDD18	VSS	CVDD	AL
VDDAHV	VSS	VDDAHV	VSS	VDDAHV	VSS	DVDD18	VSS	CVDD	VSS	AK
VSS	VDDALV	VSS	VDDALV	VSS	DVDD18	VSS	CVDD	VSS	DVDD15	AJ
VDDALV	VSS	VDDALV	VSS	VDDALV	VSS	CVDD	VSS	AVDDA4	VSS	AH
VSS	VDDALV	VSS	VNWA1	VSS	AVDDA5	VSS	CVDD	VSS	DVDD15	AG
VDDALV	VSS	VDDALV	VSS	CVDD	VSS	CVDD	VSS	DVDD15	VSS	AF
VSS	CVDD	VSS	CVDD	VSS	CVDD	VSS	AVDDA15	VSS	DVDD15	AE
CVDD	VSS	CVDD	VSS	CVDD	VSS	CVDD	AVDDA14	DVDD15	VSS	AD
VSS	CVDD	VSS	CVDD	VSS	CVDD	VSS	AVDDA13	VSS	DVDD15	AC
CVDD	VSS	CVDD	VSS	CVDD	VSS	CVDD	AVDDA12	DVDD15	VSS	AB
VSS	CVDD	VSS	CVDD	VSS	CVDD	VSS	DVDD15	VSS	DVDD15	AA
CVDD	VSS	CVDD	VSS	CVDD	VSS	CVDD	AVDDA11	DVDD15	VSS	Y
VSS	CVDD1	VSS	CVDD	VSS	CVDD	VSS	DVDD15	VSS	DVDD15	W
CVDD1	VSS	CVDD	VSS	CVDD	VSS	CVDD	VSS	DVDD15	VSS	V
VSS	CVDD1	VSS	CVDD	VSS	CVDD	VSS	DVDD15	VSS	DVDD15	U
CVDD1	VSS	CVDD	VSS	CVDD	VSS	CVDD	VSS	DVDD15	VSS	T
VSS	CVDD1	VSS	CVDD	VSS	CVDD	VSS	DVDD15	VSS	DVDD15	R
CVDD	VSS	CVDD	VSS	CVDD	VSS	CVDD	VSS	DVDD15	VSS	P
VSS	CVDD	VSS	CVDD	VSS	CVDD	VSS	AVDDA3	VSS	DVDD18	N
VPP	VSS	VNWA3	VSS	CVDD	VSS	CVDD	VSS	DVDD18	VSS	M
VSS	VPP	VSS	DVDD18	VSS	DVDD18	VSS	CVDD	VSS	DVDD18	L
DVDD15	VSS	DVDD15	VSS	DVDD18	VSS	DVDD18	VSS	CVDD	VSS	K
VSS	DVDD15	VSS	VSS	VSS	DVDD18	VSS	DVDD18	VSS	CVDD	J
DVDD15	DDR3ARZQ2	DVDD15	VSS	DVDD18	VSS	DVDD18	VSS	VSS	VSS	H
DDR3AD55	DDR3AD57	VSS	CORESEL3	VSS	RSV018	VSS	SPI2DOUT	VSS	GPIO09	G
DDR3AD62	DDR3AD59	RSV013	CORESEL0	SPI0SC50	RSV017	SPI1DIN	SPI2DIN	GPIO00	GPIO12	F
VSS	DDR3AD60	RSV014	CORESEL1	SPI2SC53	SPI0SC52	SPI1SC53	VSS	GPIO05	GPIO11	E
DDR3ADQM6	DDR3AD63	DDR3AD58	CORESEL2	SPI2CLK	SPI0SC53	SPI1SC52	SPI2SC51	GPIO02	GPIO06	D
DDR3AD52	VSS	DDR3AD56	VSS	SPI0SC51	VSS	SPI1SC51	SPI1CLK	VSS	GPIO07	C
DDR3ADQS6N	DDR3AD61	DDR3ADQS7N	RSV004	DDR3ACLKP	SPI0CLK	SPI1SC50	SPI2SC50	GPIO04	GPIO01	B
DDR3ADQS6P	DDR3ADQM7	DDR3ADQS7P	RSV005	DDR3ACLKN	SPI0DIN	SPI0DOUT	SPI1DOUT	SPI2SC52	GPIO08	A
21	22	23	24	25	26	27	28	29	30	

**Figure 5-6 TCI6636K2K Pin Map Right Side Panel (D) — Bottom View**

31	32	33	34	35	36	37	38	39	
PCIECLKP	PCIECLKN	VSS	SRIOSGMIICLK	SRIOSGMIICLN	RSV081	VSS	VSS	(NOPIN)	<b>AW</b>
PCIERXP1	VSS	PASSCLKP	PASSCLKN	VSS	RSV079	RSV077	VSS	VSS	<b>AV</b>
PCIERXN0	PCIERXP0	VSS	RSV008	RSV080	RSV076	RSV078	VCNTL4	VSS	<b>AU</b>
PCIETXP0	VSS	RSV072	RSV009	RSV075	VSS	RSV074	VCNTL3	VCNTL0	<b>AT</b>
VSS	MDIO	VSS	RSV073	VCNTL5	VCNTL2	VCNTL1	DDR3BCLKP	DDR3BCLKN	<b>AR</b>
MDCLK	USIMRST	USIMIO	PHYSYNC	VD	VCL	VSS	RSV006	RSV007	<b>AP</b>
VSS	USIMCLK	DDR3BD58	DDR3BD56	VSS	DDR3BD57	DDR3BD63	DDR3BDQ57P	DDR3BDQ57N	<b>AN</b>
CVDD	VSS	VSS	DDR3BD59	DDR3BD60	DDR3BD62	VSS	DDR3BD61	DDR3BDQM7	<b>AM</b>
VSS	DVDD15	DDR3BD55	DDR3BD52	VSS	DDR3BD53	DDR3BD54	DDR3BDQ56N	DDR3BDQ56P	<b>AL</b>
DVDD15	DDR3BRZQ2	VSS	DDR3BDQM6	DDR3BD51	DDR3BD50	VSS	DDR3BD49	DDR3BD48	<b>AK</b>
VSS	VSS	DDR3BD41	DDR3BD43	VSS	DDR3BD44	DDR3BD47	DDR3BDQ55N	DDR3BDQ55P	<b>AJ</b>
DVDD15	DDR3BD40	VSS	DDR3BD37	DDR3BD38	DDR3BD42	VSS	DDR3BD46	DDR3BD45	<b>AH</b>
VSS	DDR3BD39	DDR3BDQM4	DDR3BD35	VSS	DDR3BD36	DDR3BD32	DDR3BD34	DDR3BDQM5	<b>AG</b>
DVDD15	DDR3BCB00	VSS	DDR3BCB01	DDR3BCB03	DDR3BD33	VSS	DDR3BDQ54P	DDR3BDQ54N	<b>AF</b>
VSS	DDR3BCB02	DDR3BCB04	DDR3BCB07	VSS	DDR3BCB05	DDR3BDQM8	DDR3BDQ58N	DDR3BDQ58P	<b>AE</b>
DVDD15	DDR3BRASZ	VSS	DDR3BODT1	RSV030	DDR3BCB06	VSS	DDR3BCLKOUTP0	DDR3BCLKOUTN0	<b>AD</b>
DDR3BVPREFSSTL	DDR3BRESETZ	DDR3BODT0	RSV031	VSS	DDR3BCASZ	DDR3BWEZ	DDR3BCLKOUTN1	DDR3BCLKOUTP1	<b>AC</b>
DVDD15	RSV032	VSS	DDR3BCE0Z	DDR3BBA2	VSS	VSS	DDR3BCKE1	DDR3BCKE0	<b>AB</b>
DDR3BRZQ0	DDR3BA00	DDR3BA08	DDR3BBA1	VSS	DDR3BCE1Z	DDR3BBA0	DDR3BA14	DDR3BA11	<b>AA</b>
DVDD15	DDR3BA09	VSS	DDR3BA03	DDR3BA12	DDR3BA15	VSS	DDR3BA10	DDR3BA13	<b>Y</b>
VSS	DDR3BA02	DDR3BA01	DDR3BA04	VSS	DDR3BA06	DDR3BA07	DDR3BD27	DDR3BD28	<b>W</b>
DVDD15	DDR3BD30	VSS	DDR3BA05	DDR3BD24	DDR3BD31	VSS	DDR3BDQ53N	DDR3BDQ53P	<b>V</b>
VSS	DDR3BDQM3	DDR3BD29	DDR3BD26	VSS	DDR3BD25	DDR3BD21	DDR3BD23	DDR3BDQM2	<b>U</b>
DVDD15	DDR3BD08	VSS	DDR3BD16	DDR3BD18	DDR3BD22	VSS	DDR3BDQ52N	DDR3BDQ52P	<b>T</b>
VSS	DDR3BD09	DDR3BD14	DDR3BD17	VSS	DDR3BD20	DDR3BD19	DDR3BD12	DDR3BD11	<b>R</b>
DVDD15	DDR3BRZQ1	VSS	DDR3BDQM1	DDR3BD10	DDR3BD15	VSS	DDR3BDQ51N	DDR3BDQ51P	<b>P</b>
VSS	DDR3BD13	DDR3BD04	DDR3BD01	VSS	DDR3BD06	DDR3BD05	DDR3BD07	DDR3BDQM0	<b>N</b>
DVDD15	EMIFD00	VSS	EMIFD13	EMIFD15	EMIFD14	DDR3BD02	DDR3BDQ50P	DDR3BDQ50N	<b>M</b>
VSS	DVDD15	EMIFD02	EMIFD03	EMIFD12	EMIFD11	VSS	DDR3BD00	DDR3BD03	<b>L</b>
DVDD18	VSS	EMIFA07	EMIFA16	VSS	EMIFD10	EMIFD06	EMIFD09	EMIFD08	<b>K</b>
VSS	DVDD18	VSS	EMIFA05	EMIFA18	EMIFA21	EMIFD01	EMIFD05	EMIFD07	<b>J</b>
CVDD	VSS	EMIFBE1Z	EMIFBE0Z	EMIFA06	EMIFA12	VSS	EMIFA22	EMIFD04	<b>H</b>
VSS	EMIFCE1Z	EMIFCE0Z	EMIFCE2Z	VSS	EMIFA02	EMIFA09	EMIFA14	EMIFA19	<b>G</b>
GPIO10	RSV016	EMIFRNW	EMIFA00	EMIFA17	EMIFWEZ	EMIFA01	EMIFA10	EMIFA15	<b>F</b>
GPIO25	GPIO14	RSV015	EMIFA04	EMIFA13	EMIFCE3Z	EMIFOEZ	EMIFWAIT0	EMIFA03	<b>E</b>
GPIO22	GPIO27	GPIO21	VSS	EMIFA11	EMIFA23	VSS	RSV011	EMIFWAIT1	<b>D</b>
GPIO18	VSS	GPIO28	GPIO29	EMIFA08	EMIFA20	TETRISCLKP	RSV010	VSS	<b>C</b>
GPIO15	GPIO19	GPIO24	GPIO31	GPIO23	GPIO30	TETRISCLKN	VSS	VSS	<b>B</b>
GPIO13	GPIO17	GPIO20	GPIO26	GPIO03	GPIO16	VSS	VSS	(NOPIN)	<b>A</b>
<b>31</b>	<b>32</b>	<b>33</b>	<b>34</b>	<b>35</b>	<b>36</b>	<b>37</b>	<b>38</b>	<b>39</b>	

### 5.3 Terminal Functions

The terminal functions table (Table 5-2) identifies the external signal names, the associated pin (ball) numbers, the pin type (I, O/Z, or I/O/Z), whether the pin has any internal pullup/pulldown resistors, and gives functional pin descriptions. This table is arranged by function. The power terminal functions table (Table 5-3) lists the various power supply pins and ground pins and gives functional pin descriptions. Table 5-4 shows all pins arranged by signal name. Table 5-5 shows all pins arranged by ball number.

There are 30 pins that have a secondary function as well as a primary function. The secondary function is indicated with a dagger (†).

For more detailed information on device configuration, peripheral selection, multiplexed/shared pins, and pullup/pulldown resistors, see section 8.2 “Device Configuration” on page 233 and section 5.4 “Pullup/Pulldown Resistors” on page 80.

Use the symbol definitions in Table 5-1 when reading Table 5-2.

**Table 5-1 I/O Functional Symbol Definitions**

Functional Symbol	Definition	Table 5-2 Column Heading
IPD or IPU	Internal 100- $\mu$ A pulldown or pullup is provided for this terminal. In most systems, a 1-k $\Omega$ resistor can be used to oppose the IPD/IPU. For more detailed information on pulldown/pullup resistors and situations in which external pulldown/pullup resistors are required, see the <i>Hardware Design Guide for KeyStone II Devices</i> (in development).	IPD/IPU
A	Analog signal	Type
GND	Ground	Type
I	Input terminal	Type
O	Output terminal	Type
S	Supply voltage	Type
Z	Three-state terminal or high impedance	Type
<b>End of Table 5-1</b>		

**Table 5-2 Terminal Functions — Signals and Control by Function (Part 1 of 19)**

Signal Name	Ball No.	Type	IPD/IPU	Description
<b>AIF</b>				
AIFRXN0	AW16	I		Antenna Interface receive data (6 links)
AIFRXP0	AW17	I		
AIFRXN1	AU16	I		
AIFRXP1	AU17	I		
AIFRXN2	AV15	I		
AIFRXP2	AV16	I		
AIFRXN3	AW13	I		
AIFRXP3	AW14	I		
AIFRXN4	AU13	I		
AIFRXP4	AU14	I		
AIFRXN5	AV12	I		
AIFRXP5	AV13	I		

**Table 5-2 Terminal Functions — Signals and Control by Function (Part 2 of 19)**

Signal Name	Ball No.	Type	IPD/IPU	Description	
AIFTXN0	AP17	O		Antenna Interface transmit data (6 links)	
AIFTXP0	AP18	O			
AIFTXN1	AR16	O			
AIFTXP1	AR17	O			
AIFTXN2	AT15	O			
AIFTXP2	AT16	O			
AIFTXN3	AP14	O			
AIFTXP3	AP15	O			
AIFTXN4	AR13	O			
AIFTXP4	AR14	O			
AIFTXN5	AT12	O			
AIFTXP5	AT13	O			
AIFREFRES0	AM15	A		Antenna Interface SERDES0 reference resistor input (3 kΩ +/- 1%)	
AIFREFRES1	AM11	A		Antenna Interface SERDES1 reference resistor input (3 kΩ +/- 1%)	
<b>Antenna Timer</b>					
EXTFRAMEEVENT	AC4	OZ	Down	Frame sync clock output	
PHYSYNC	AP34	I	Down	Alternate frame sync clock input (vs. FSYNCCLK(N P))	
RADSYNC	AM30	I	Down	Alternate frame sync input (vs. FRAMBURST (N P))	
RP1CLKN	AP2	I		Frame sync interface clock used to drive the frame synchronization interface (OBSAI RP1 clock)	
RP1CLKP	AR2	I			
RP1FBN	AT1	I		Frame burst to drive frame indicators to the frame synchronization module (OBSAI RP1)	
RP1FBP	AR1	I			
<b>Boot Configuration Pins</b>					
ARMAVSSHARED†	G24	I	Down	Boot strapped pin to share ARM AVS with SoC. Pin shared with CORESEL3.	
AVSIFSEL0†	M2	I	Down	Default value (Boot Strapped) for SR PINMUX register (SR_PINCTL). Pins shared with TIMI0 and TIMI1.	
AVSIFSEL1†	M1	I	Down		
BOOTMODE_RSVD†	B31	I	Down	Bootmode reserved pin. Pin shared with GPIO15.	
BOOTMODE00†	B30	I	Down	User defined Boot Mode pins See 8.1.2 "Boot Modes Supported" on page 209 for more details. († Pins are secondary functions and are shared with GPIO[01:13])	
BOOTMODE01†	D29	I	Down		
BOOTMODE02†	A35	I	Down		
BOOTMODE03†	B29	I	Down		
BOOTMODE04†	E29	I	Down		
BOOTMODE05†	D30	I	Down		
BOOTMODE06†	C30	I	Down		
BOOTMODE07†	A30	I	Down		
BOOTMODE08†	G30	I	Down		
BOOTMODE09†	F31	I	Down		
BOOTMODE10†	E30	I	Down		
BOOTMODE11†	F30	I	Down		
BOOTMODE12†	A31	I	Down		
BOOTMODE13†	F24	I			User defined Boot Mode pins
BOOTMODE14†	E24	I			See 8.1.2 "Boot Modes Supported" on page 209 for more details.
BOOTMODE15†	D24	I		(† Pins are secondary functions and are shared with CORESEL[0:2])	

**Table 5-2 Terminal Functions — Signals and Control by Function (Part 3 of 19)**

Signal Name	Ball No.	Type	IPD/IPU	Description
BOOTCOMPLETE	AF5	OZ	Down	Boot progress indication output
DDR3A_REMAP_EN†	A36	I	Down	Control ARM remapping of DDR3A address space in the lower 4 GB (32b space) Mode select. Secondary function. Pin shared with GPIO16.
LENDIAN†	F29	I	Up	Little endian configuration pin. Pin shared with GPIO00
MAINPLLODSEL†	E32	I	Down	Main PLL Output divider select. Pin shared with GPIO14.
<b>Clock / Reset</b>				
ALTCORECLKN	AL2	I		Alternate clock input to Main PLL
ALTCORECLKP	AM2	I		
ARMCLKN	B37	I		Reference clock to drive ARM CorePac PLL
ARMCLKP	C37	I		
CORECLKSEL	AL4	I	Down	Core clock select to select between SYSCLK(N P) and ALTCORECCLK to the main PLL
CORESEL0	F24	I	Down	Select for the target core for LRESET and NMI
CORESEL1	E24	I	Down	
CORESEL2	D24	I	Down	
CORESEL3	G24	I	Down	
DDR3ACLKN	A25	I		DDR3A reference clock input to DDR PLL
DDR3ACLKP	B25	I		
DDR3BCLKN	AR39	I		DDR3B reference clock input to DDR PLL
DDR3BCLKP	AR38	I		
HOUT	AE5	OZ	Up	Interrupt output pulse created by IPCGRH
HYP0CLKN	AT10	I		HyperLink reference clock to drive HyperLink0 SerDes
HYP0CLKP	AT9	I		
HYP1CLKN	AW5	I		HyperLink reference clock to drive HyperLink1 SerDes
HYP1CLKP	AW4	I		
LRESET	AE4	I	Up	Warm reset
LRESETNMIEN	AD4	I	Up	Enable for core selects
NMI	AD5	I	Up	Non-maskable interrupt
PACLKSEL	AN30	I	Down	PA clock select to choose between core clock and PASSCLK pins
PASSCLKN	AV34	I		Packet Accelerator subsystem reference clock
PASSCLKP	AV33	I		
PCIECLKN	AW32	I		PCle clock input to drive PCle SerDes
PCIECLKP	AW31	I		
POR	AK4	I		Power-on reset
RESETFULL	AD3	I	Up	Full reset
RESET	AD2	I	Up	Warm reset of non isolated portion of the device
RESETSTAT	AC5	O	Up	Reset status output
SRIOSGMIICLKN	AW35	I		RapidIO/SGMII reference clock to drive the RapidIO and SGMII SerDes
SRIOSGMIICLKP	AW34	I		
SYSCLKN	AK3	I		System clock input to antenna interface and Main PLL (Main PLL optional vs. ALTCORECLK)
SYSCLKP	AL3	I		
SYSCLKOUT	AK1	OZ	Down	System clock output to be used as a general purpose output clock for debug purposes
TSREFCLKN	AL1	I		External precision clock source for SyncE
TSREFCLKP	AM1	I		



**Table 5-2 Terminal Functions — Signals and Control by Function (Part 4 of 19)**

Signal Name	Ball No.	Type	IPD/IPU	Description
TSRXCLKOUT0N	AP1	O		SerDes recovered clock output for SyncE.
TSRXCLKOUT0P	AN1	O		
TSRXCLKOUT1N	AP3	O		SerDes recovered clock output for SyncE.
TSRXCLKOUT1P	AN3	O		
<b>DDR3A</b>				
DDR3ADQM0	C2	OZ		DDR3A EMIF data masks
DDR3ADQM1	F3	OZ		
DDR3ADQM2	A6	OZ		
DDR3ADQM3	E6	OZ		
DDR3ADQM4	C17	OZ		
DDR3ADQM5	A18	OZ		
DDR3ADQM6	D21	OZ		
DDR3ADQM7	A22	OZ		
DDR3ADQM8	E14	OZ		DDR3A EMIF data strobe
DDR3ADQS0P	E1	IOZ		
DDR3ADQS0N	D1	IOZ		
DDR3ADQS1P	B3	IOZ		
DDR3ADQS1N	C3	IOZ		
DDR3ADQS2P	A5	IOZ		
DDR3ADQS2N	B5	IOZ		
DDR3ADQS3P	B7	IOZ		
DDR3ADQS3N	A7	IOZ		
DDR3ADQS4P	A17	IOZ		
DDR3ADQS4N	B17	IOZ		
DDR3ADQS5P	B19	IOZ		
DDR3ADQS5N	A19	IOZ		
DDR3ADQS6P	A21	IOZ		
DDR3ADQS6N	B21	IOZ		
DDR3ADQS7P	A23	IOZ		
DDR3ADQS7N	B23	IOZ		
DDR3ADQS8P	B15	IOZ		
DDR3ADQS8N	A15	IOZ		
DDR3ACB00	A16	IOZ		DDR3A EMIF check bits
DDR3ACB01	C15	IOZ		
DDR3ACB02	B16	IOZ		
DDR3ACB03	F15	IOZ		
DDR3ACB04	D15	IOZ		
DDR3ACB05	F14	IOZ		
DDR3ACB06	D14	IOZ		
DDR3ACB07	G15	IOZ		

**TCI6636K2H**  
**Multicore DSP+ARM KeyStone II System-on-Chip (SoC)**



SPRS835F—October 2013

**Table 5-2 Terminal Functions — Signals and Control by Function (Part 5 of 19)**

Signal Name	Ball No.	Type	IPD/IPU	Description
DDR3AD00	G1	IOZ		DDR3A EMIF data bus
DDR3AD01	H2	IOZ		
DDR3AD02	F1	IOZ		
DDR3AD03	G2	IOZ		
DDR3AD04	H1	IOZ		
DDR3AD05	E2	IOZ		
DDR3AD06	F2	IOZ		
DDR3AD07	D2	IOZ		
DDR3AD08	E4	IOZ		
DDR3AD09	F4	IOZ		
DDR3AD10	G3	IOZ		
DDR3AD11	A4	IOZ		
DDR3AD12	B4	IOZ		
DDR3AD13	H3	IOZ		
DDR3AD14	D3	IOZ		
DDR3AD15	D4	IOZ		
DDR3AD16	G4	IOZ	DDR3A EMIF data bus	
DDR3AD17	H5	IOZ		
DDR3AD18	D5	IOZ		
DDR3AD19	F5	IOZ		
DDR3AD20	G5	IOZ		
DDR3AD21	D6	IOZ		
DDR3AD22	C5	IOZ		
DDR3AD23	B6	IOZ		
DDR3AD24	C7	IOZ		
DDR3AD25	F7	IOZ		
DDR3AD26	F6	IOZ		
DDR3AD27	A8	IOZ		
DDR3AD28	B8	IOZ		
DDR3AD29	G6	IOZ		
DDR3AD30	G7	IOZ		
DDR3AD31	D7	IOZ		

**Table 5-2 Terminal Functions — Signals and Control by Function (Part 6 of 19)**

Signal Name	Ball No.	Type	IPD/IPU	Description
DDR3AD32	E16	IOZ		
DDR3AD33	G16	IOZ		
DDR3AD34	F16	IOZ		
DDR3AD35	G17	IOZ		
DDR3AD36	D16	IOZ		
DDR3AD37	D17	IOZ		
DDR3AD38	F17	IOZ		
DDR3AD39	E18	IOZ		
DDR3AD40	C19	IOZ		DDR3A EMIF data bus
DDR3AD41	D19	IOZ		
DDR3AD42	G18	IOZ		
DDR3AD43	F19	IOZ		
DDR3AD44	G19	IOZ		
DDR3AD45	B18	IOZ		
DDR3AD46	D18	IOZ		
DDR3AD47	F18	IOZ		
DDR3AD48	A20	IOZ		
DDR3AD49	B20	IOZ		
DDR3AD50	D20	IOZ		
DDR3AD51	G20	IOZ		
DDR3AD52	C21	IOZ		
DDR3AD53	E20	IOZ		
DDR3AD54	F20	IOZ		
DDR3AD55	G21	IOZ		
DDR3AD56	C23	IOZ		DDR3A EMIF data bus
DDR3AD57	G22	IOZ		
DDR3AD58	D23	IOZ		
DDR3AD59	F22	IOZ		
DDR3AD60	E22	IOZ		
DDR3AD61	B22	IOZ		
DDR3AD62	F21	IOZ		
DDR3AD63	D22	IOZ		
DDR3ACE0	D11	OZ		DDR3A EMIF chip enable
DDR3ACE1	F11	OZ		DDR3A EMIF chip enable
DDR3ABA0	B11	OZ		
DDR3ABA1	C11	OZ		DDR3A EMIF bank address
DDR3ABA2	G11	OZ		

**Table 5-2 Terminal Functions — Signals and Control by Function (Part 7 of 19)**

Signal Name	Ball No.	Type	IPD/IPU	Description
DDR3AA00	E8	OZ		DDR3A EMIF address bus
DDR3AA01	G9	OZ		
DDR3AA02	G8	OZ		
DDR3AA03	G10	OZ		
DDR3AA04	F9	OZ		
DDR3AA05	F8	OZ		
DDR3AA06	C9	OZ		
DDR3AA07	D9	OZ		
DDR3AA08	B9	OZ		
DDR3AA09	D8	OZ		
DDR3AA10	F10	OZ		
DDR3AA11	A9	OZ		
DDR3AA12	E10	OZ		
DDR3AA13	A10	OZ		
DDR3AA14	B10	OZ		
DDR3AA15	D10	OZ		
DDR3ACAS	C13	OZ		DDR3A EMIF column address strobe
DDR3ARAS	A14	OZ		DDR3A EMIF row address strobe
DDR3AWE	F12	OZ		DDR3A EMIF write enable
DDR3ACKE0	G12	OZ		DDR3A EMIF clock enable0
DDR3ACE1	A11	OZ		DDR3A EMIF clock enable1
DDR3ACLKOUTP0	A12	OZ		DDR3A EMIF output clocks to drive SDRAMs (one clock pair per SDRAM) for Rank0
DDR3ACLKOUTN0	B12	OZ		
DDR3ACLKOUTP1	A13	OZ		DDR3A EMIF output clocks to drive SDRAMs (one clock pair per SDRAM) for Rank1
DDR3ACLKOUTN1	B13	OZ		
DDR3AODT0	E12	OZ		DDR3A EMIF on die termination outputs used to set termination on the SDRAMs for Rank0
DDR3AODT1	G13	OZ		DDR3A EMIF on die termination outputs used to set termination on the SDRAMs for Rank1
DDR3ARESET	B14	OZ		DDR3A reset signal
DDR3ARZQ0	H16	A		PTV compensation pin for DDR3A
DDR3ARZQ1	H10	A		PTV compensation pin for DDR3A
DDR3ARZQ2	H22	A		PTV compensation pin for DDR3A
<b>DDR3B</b>				
DDR3BDQM0	N39	OZ		DDR3B EMIF data masks
DDR3BDQM1	P34	OZ		
DDR3BDQM2	U39	OZ		
DDR3BDQM3	U32	OZ		
DDR3BDQM4	AG33	OZ		
DDR3BDQM5	AG39	OZ		
DDR3BDQM6	AK34	OZ		
DDR3BDQM7	AM39	OZ		
DDR3BDQM8	AE37	OZ		

**Table 5-2 Terminal Functions — Signals and Control by Function (Part 8 of 19)**

Signal Name	Ball No.	Type	IPD/IPU	Description
DDR3BDQS0P	M38	IOZ		DDR3B EMIF data strobe
DDR3BDQS0N	M39	IOZ		
DDR3BDQS1P	P39	IOZ		
DDR3BDQS1N	P38	IOZ		
DDR3BDQS2P	T39	IOZ		
DDR3BDQS2N	T38	IOZ		
DDR3BDQS3P	V39	IOZ		
DDR3BDQS3N	V38	IOZ		
DDR3BDQS4P	AF38	IOZ		
DDR3BDQS4N	AF39	IOZ		
DDR3BDQS5P	AJ39	IOZ		
DDR3BDQS5N	AJ38	IOZ		
DDR3BDQS6P	AL39	IOZ		
DDR3BDQS6N	AL38	IOZ		
DDR3BDQS7P	AN38	IOZ		
DDR3BDQS7N	AN39	IOZ		
DDR3BDQS8P	AE39	IOZ		
DDR3BDQS8N	AE38	IOZ		
DDR3BCB00	AF32	IOZ		DDR3B EMIF check bits
DDR3BCB01	AF34	IOZ		
DDR3BCB02	AE32	IOZ		
DDR3BCB03	AF35	IOZ		
DDR3BCB04	AE33	IOZ		
DDR3BCB05	AE36	IOZ		
DDR3BCB06	AD36	IOZ		
DDR3BCB07	AE34	IOZ		
DDR3BD00	L38	IOZ		DDR3B EMIF data bus
DDR3BD01	N34	IOZ		
DDR3BD02	M37	IOZ		
DDR3BD03	L39	IOZ		
DDR3BD04	N33	IOZ		
DDR3BD05	N37	IOZ		
DDR3BD06	N36	IOZ		
DDR3BD07	N38	IOZ		
DDR3BD08	T32	IOZ		
DDR3BD09	R32	IOZ		
DDR3BD10	P35	IOZ		
DDR3BD11	R39	IOZ		
DDR3BD12	R38	IOZ		
DDR3BD13	N32	IOZ		
DDR3BD14	R33	IOZ		
DDR3BD15	P36	IOZ		

**TCI6636K2H**  
**Multicore DSP+ARM KeyStone II System-on-Chip (SoC)**



SPRS835F—October 2013

**Table 5-2 Terminal Functions — Signals and Control by Function (Part 9 of 19)**

Signal Name	Ball No.	Type	IPD/IPU	Description
DDR3BD16	T34	IOZ		DDR3B EMIF data bus
DDR3BD17	R34	IOZ		
DDR3BD18	T35	IOZ		
DDR3BD19	R37	IOZ		
DDR3BD20	R36	IOZ		
DDR3BD21	U37	IOZ		
DDR3BD22	T36	IOZ		
DDR3BD23	U38	IOZ		
DDR3BD24	V35	IOZ		
DDR3BD25	U36	IOZ		
DDR3BD26	U34	IOZ		
DDR3BD27	W38	IOZ		
DDR3BD28	W39	IOZ		
DDR3BD29	U33	IOZ		
DDR3BD30	V32	IOZ		
DDR3BD31	V36	IOZ		
DDR3BD32	AG37	IOZ		DDR3B EMIF data bus
DDR3BD33	AF36	IOZ		
DDR3BD34	AG38	IOZ		
DDR3BD35	AG34	IOZ		
DDR3BD36	AG36	IOZ		
DDR3BD37	AH34	IOZ		
DDR3BD38	AH35	IOZ		
DDR3BD39	AG32	IOZ		
DDR3BD40	AH32	IOZ		
DDR3BD41	AJ33	IOZ		
DDR3BD42	AH36	IOZ		
DDR3BD43	AJ34	IOZ		
DDR3BD44	AJ36	IOZ		
DDR3BD45	AH39	IOZ		

**Table 5-2 Terminal Functions — Signals and Control by Function (Part 10 of 19)**

Signal Name	Ball No.	Type	IPD/IPU	Description
DDR3BD46	AH38	IOZ		DDR3B EMIF data bus
DDR3BD47	AJ37	IOZ		
DDR3BD48	AK39	IOZ		
DDR3BD49	AK38	IOZ		
DDR3BD50	AK36	IOZ		
DDR3BD51	AK35	IOZ		
DDR3BD52	AL34	IOZ		
DDR3BD53	AL36	IOZ		
DDR3BD54	AL37	IOZ		
DDR3BD55	AL33	IOZ		
DDR3BD56	AN34	IOZ		
DDR3BD57	AN36	IOZ		
DDR3BD58	AN33	IOZ		
DDR3BD59	AM34	IOZ		
DDR3BD60	AM35	IOZ		
DDR3BD61	AM38	IOZ		
DDR3BD62	AM36	IOZ		
DDR3BD63	AN37	IOZ		
$\overline{\text{DDR3BCE0}}$	AB34	OZ		
$\overline{\text{DDR3BCE1}}$	AA36	OZ		DDR3B EMIF chip enable
DDR3BBA0	AA37	OZ		DDR3B EMIF bank address
DDR3BBA1	AA34	OZ		
DDR3BBA2	AB35	OZ		
DDR3BA00	AA32	OZ		DDR3B EMIF address bus
DDR3BA01	W33	OZ		
DDR3BA02	W32	OZ		
DDR3BA03	Y34	OZ		
DDR3BA04	W34	OZ		
DDR3BA05	V34	OZ		
DDR3BA06	W36	OZ		
DDR3BA07	W37	OZ		
DDR3BA08	AA33	OZ		
DDR3BA09	Y32	OZ		
DDR3BA10	Y38	OZ		
DDR3BA11	AA39	OZ		
DDR3BA12	Y35	OZ		
DDR3BA13	Y39	OZ		
DDR3BA14	AA38	OZ		
DDR3BA15	Y36	OZ		
$\overline{\text{DDR3BCAS}}$	AC36	OZ		DDR3B EMIF column address strobe
$\overline{\text{DDR3BRAS}}$	AD32	OZ		DDR3B EMIF row address strobe
$\overline{\text{DDR3BWE}}$	AC37	OZ		DDR3B EMIF write enable
DDR3BCKE0	AB39	OZ		DDR3B EMIF clock enable0
DDR3BCKE1	AB38	OZ		DDR3B EMIF clock enable1

**Table 5-2 Terminal Functions — Signals and Control by Function (Part 11 of 19)**

Signal Name	Ball No.	Type	IPD/IPU	Description
DDR3BCLKOUTP0	AD38	OZ		DDR3B EMIF output clocks to drive SDRAM (one clock pair for Rank0)
DDR3BCLKOUTN0	AD39	OZ		
DDR3BCLKOUTP1	AC39	OZ		DDR3B EMIF output clocks to drive SDRAM (one clock pair for Rank1)
DDR3BCLKOUTN1	AC38	OZ		
DDR3BODT0	AC33	OZ		DDR3B EMIF on-die termination outputs used to set termination on the SDRAMs
DDR3BODT1	AD34	OZ		DDR3B EMIF on-die termination outputs used to set termination on the SDRAMs
$\overline{\text{DDR3BRESET}}$	AC32	OZ		DDR3B reset signal
DDR3BRZQ0	AA31	A		PTV compensation pin for DDR3B
DDR3BRZQ1	P32	A		PTV compensation pin for DDR3B
DDR3BRZQ2	AK32	A		PTV compensation pin for DDR3B
<b>EMIF16</b>				
$\overline{\text{EMIFBE0}}$	H34	O	Up	EMIF control signals
$\overline{\text{EMIFBE1}}$	H33	O	Up	
$\overline{\text{EMIFCE0}}$	G33	O	Up	
$\overline{\text{EMIFCE1}}$	G32	O	Up	
$\overline{\text{EMIFCE2}}$	G34	O	Up	
$\overline{\text{EMIFCE3}}$	E36	O	Up	
$\overline{\text{EMIFOE}}$	E37	O	Up	
$\overline{\text{EMIFRW}}$	F33	O	Up	
<b>EMIFWAIT0</b>	<b>E38</b>	<b>I</b>	<b>Down</b>	
<b>EMIFWAIT1</b>	<b>D39</b>	<b>I</b>	Down	
$\overline{\text{EMIFWE}}$	F36	O	Up	EMIF address
EMIFA00	F34	O	Down	
EMIFA01	F37	O	Down	
EMIFA02	G36	O	Down	
EMIFA03	E39	O	Down	
EMIFA04	E34	O	Down	
EMIFA05	J34	O	Down	
EMIFA06	H35	O	Down	
EMIFA07	K33	O	Down	
EMIFA08	C35	O	Down	
EMIFA09	G37	O	Down	
EMIFA10	F38	O	Down	
EMIFA11	D35	O	Down	
EMIFA12	H36	O	Down	
EMIFA13	E35	O	Down	
EMIFA14	G38	O	Down	
EMIFA15	F39	O	Down	



**Table 5-2 Terminal Functions — Signals and Control by Function (Part 12 of 19)**

Signal Name	Ball No.	Type	IPD/IPU	Description
EMIFA16	K34	O	Down	EMIF address
EMIFA17	F35	O	Down	
EMIFA18	J35	O	Down	
EMIFA19	G39	O	Down	
EMIFA20	C36	O	Down	
EMIFA21	J36	O	Down	
EMIFA22	H38	O	Down	
EMIFA23	D36	O	Down	
EMIFD00	M32	IOZ	Down	EMIF data
EMIFD01	J37	IOZ	Down	
EMIFD02	L33	IOZ	Down	
EMIFD03	L34	IOZ	Down	
EMIFD04	H39	IOZ	Down	
EMIFD05	J38	IOZ	Down	
EMIFD06	K37	IOZ	Down	
EMIFD07	J39	IOZ	Down	
EMIFD08	K39	IOZ	Down	
EMIFD09	K38	IOZ	Down	
EMIFD10	K36	IOZ	Down	
EMIFD11	L36	IOZ	Down	
EMIFD12	L35	IOZ	Down	
EMIFD13	M34	IOZ	Down	
EMIFD14	M36	IOZ	Down	
EMIFD15	M35	IOZ	Down	
<b>EMU</b>				
EMU00	AA2	IOZ	Up	Emulation and trace port
EMU01	AB2	IOZ	Up	
EMU02	Y3	IOZ	Up	
EMU03	Y4	IOZ	Up	
EMU04	W3	IOZ	Up	
EMU05	W4	IOZ	Up	
EMU06	V4	IOZ	Up	
EMU07	U4	IOZ	Up	
EMU08	U3	IOZ	Up	
EMU09	T3	IOZ	Up	
EMU10	AB4	IOZ	Up	
EMU11	AA3	IOZ	Up	
EMU12	U5	IOZ	Up	
EMU13	T4	IOZ	Up	
EMU14	AB3	IOZ	Up	
EMU15	R3	IOZ	Up	
EMU16	T5	IOZ	Up	
EMU17	R4	IOZ	Up	
EMU18	AA4	IOZ	Up	

**TCI6636K2H**  
**Multicore DSP+ARM KeyStone II System-on-Chip (SoC)**



SPRS835F—October 2013

**Table 5-2 Terminal Functions — Signals and Control by Function (Part 13 of 19)**

Signal Name	Ball No.	Type	IPD/IPU	Description
EMU19†	A32	IOZ	Down	Emulation and trace port († Pins shared with GPIO[17:31])
EMU20†	C31	IOZ	Down	
EMU21†	B32	IOZ	Down	
EMU22†	A33	IOZ	Down	
EMU23†	D33	IOZ	Down	
EMU24†	D31	IOZ	Down	
EMU25†	B35	IOZ	Down	
EMU26†	B33	IOZ	Down	
EMU27†	E31	IOZ	Down	
EMU28†	A34	IOZ	Down	
EMU29†	D32	IOZ	Down	
EMU30†	C33	IOZ	Down	
EMU31†	C34	IOZ	Down	
EMU32†	B36	IOZ	Down	
EMU33†	B34	IOZ	Down	
<b>General Purpose Input/Output (GPIO)</b>				
GPIO00	F29	IOZ	Up	GPIO
GPIO01	B30	IOZ	Down	
GPIO02	D29	IOZ	Down	
GPIO03	A35	IOZ	Down	
GPIO04	B29	IOZ	Down	
GPIO05	E29	IOZ	Down	
GPIO06	D30	IOZ	Down	
GPIO07	C30	IOZ	Down	
GPIO08	A30	IOZ	Down	
GPIO09	G30	IOZ	Down	
GPIO10	F31	IOZ	Down	
GPIO11	E30	IOZ	Down	
GPIO12	F30	IOZ	Down	
GPIO13	A31	IOZ	Down	
GPIO14	E32	IOZ	Down	
GPIO15	B31	IOZ	Down	

**Table 5-2 Terminal Functions — Signals and Control by Function (Part 14 of 19)**

Signal Name	Ball No.	Type	IPD/IPU	Description
GPIO16	A36	IOZ	Down	GPIO
GPIO17	A32	IOZ	Down	
GPIO18	C31	IOZ	Down	
GPIO19	B32	IOZ	Down	
GPIO20	A33	IOZ	Down	
GPIO21	D33	IOZ	Down	
GPIO22	D31	IOZ	Down	
GPIO23	B35	IOZ	Down	
GPIO24	B33	IOZ	Down	
GPIO25	E31	IOZ	Down	
GPIO26	A34	IOZ	Down	
GPIO27	D32	IOZ	Down	
GPIO28	C33	IOZ	Down	
GPIO29	C34	IOZ	Down	
GPIO30	B36	IOZ	Down	
GPIO31	B34	IOZ	Down	
<b>HyperLink0</b>				
HYP0RXN0	AW10	I		HyperLink0 receive data
HYP0RXP0	AW11	I		
HYP0RXN1	AU10	I		
HYP0RXP1	AU11	I		
HYP0RXN2	AV9	I		
HYP0RXP2	AV10	I		
HYP0RXN3	AW7	I		
HYP0RXP3	AW8	I		
HYP0TXN0	AP11	O		HyperLink0 transmit data
HYP0TXP0	AP12	O		
HYP0TXN1	AR10	O		
HYP0TXP1	AR11	O		
HYP0TXN2	AP8	O		
HYP0TXP2	AP9	O		
HYP0TXN3	AR7	O		
HYP0TXP3	AR8	O		
HYP0RXFLCLK	AJ5	O	Down	HyperLink0 sideband signals
HYP0RXFLDAT	AJ4	O	Down	
HYP0TXFLCLK	AJ3	I	Down	
HYP0TXFLDAT	AG5	I	Down	
HYP0RXPCLK	AJ2	I	Down	
HYP0RXPMDAT	AG3	I	Down	
HYP0TXPCLK	AH5	O	Down	
HYP0TXPMDAT	AJ1	O	Down	
HYP0REFRES	AM9	A		HyperLink0 SerDes reference resistor input (3 kΩ +/- 1%)

**Table 5-2 Terminal Functions — Signals and Control by Function (Part 15 of 19)**

Signal Name	Ball No.	Type	IPD/IPU	Description
<b>HyperLink1</b>				
HYP1RXN0	AU7	I		HyperLink1 receive data
HYP1RXP0	AU8	I		
HYP1RXN1	AV6	I		
HYP1RXP1	AV7	I		
HYP1RXN2	AU4	I		
HYP1RXP2	AU5	I		
HYP1RXN3	AV3	I		
HYP1RXP3	AV4	I		
HYP1TXN0	AT6	O		HyperLink1 transmit data
HYP1TXP0	AT7	O		
HYP1TXN1	AP5	O		
HYP1TXP1	AP6	O		
HYP1TXN2	AR4	O		
HYP1TXP2	AR5	O		
HYP1TXN3	AT3	O		
HYP1TXP3	AT4	O		
HYP1RXFLCLK	AH4	O	Down	HyperLink1 sideband signals
HYP1RXFLDAT	AG2	O	Down	
HYP1TXFLCLK	AH3	I	Down	
HYP1TXFLDAT	AH2	I	Down	
HYP1RXPMCLK	AF3	I	Down	
HYP1RXPMDAT	AF4	I	Down	
HYP1TXPMCLK	AH1	O	Down	
HYP1TXPMDAT	AF2	O	Down	
HYP1REFRES	AM6	A		HyperLink1 SerDes reference resistor input (3 kΩ +/- 1%)
<b>I<sup>2</sup>C</b>				
<b>SCL0</b>	<b>N1</b>	IOZ		I <sup>2</sup> C0 clock
SCL1	N4	IOZ		I <sup>2</sup> C1 clock
SCL2	P4	IOZ		I <sup>2</sup> C2 clock
<b>SDA0</b>	<b>P3</b>	IOZ		I <sup>2</sup> C0 data
SDA1	N2	IOZ		I <sup>2</sup> C1 data
SDA2	N3	IOZ		I <sup>2</sup> C2 data
<b>JTAG</b>				
TCK	AE1	I	Up	JTAG clock input
TDI	AG1	I	Up	JTAG data input
TDO	AF1	OZ	Up	JTAG data output
TMS	AE2	I	Up	JTAG test mode input
$\overline{\text{TRST}}$	AD1	I	Down	JTAG reset
<b>MDIO</b>				
MDCLK	AP31	O	Down	MDIO clock
MDIO	AR32	IOZ	Up	MDIO data

**Table 5-2 Terminal Functions — Signals and Control by Function (Part 16 of 19)**

Signal Name	Ball No.	Type	IPD/IPU	Description
<b>PCIe</b>				
PCIERXN0	AU31	I		PCIexpress lane 0 receive data
PCIERXP0	AU32	I		
PCIERXN1	AV30	I		PCIexpress lane 1 receive data
PCIERXP1	AV31	I		
PCIETXN0	AT30	O		PCIexpress lane 0 transmit data
PCIETXP0	AT31	O		
PCIETXN1	AR29	O		PCIexpress lane 1 transmit data
PCIETXP1	AR30	O		
PCIEREFRES	AM26	A		PCIexpress SerDes reference resistor input (3 kΩ +/- 1%)
<b>Serial RapidIO</b>				
RIORXN0	AV24	I		Serial RapidIO lane 0 receive data
RIORXP0	AV25	I		
RIORXN1	AU22	I		Serial RapidIO lane 1 receive data
RIORXP1	AU23	I		
RIORXN2	AW22	I		Serial RapidIO lane 2 receive data
RIORXP2	AW23	I		
RIORXN3	AV21	I		Serial RapidIO lane 3 receive data
RIORXP3	AV22	I		
RIOTXN0	AT24	O		Serial RapidIO lane 0 transmit data
RIOTXP0	AT25	O		
RIOTXN1	AR23	O		Serial RapidIO lane 1 transmit data
RIOTXP1	AR24	O		
RIOTXN2	AP22	O		Serial RapidIO lane 2 transmit data
RIOTXP2	AP23	O		
RIOTXN3	AT21	O		Serial RapidIO lane 3 transmit data
RIOTXP3	AT22	O		
RIOREFRES	AM21	A		Serial RapidIO SerDes reference resistor input (3 kΩ +/- 1%)
<b>SGMII</b>				
SGMII0RXN	AW28	I		Ethernet MAC SGMII port 0 receive data
SGMII0RXP	AW29	I		
SGMII0TXN	AU28	O		Ethernet MAC SGMII port 0 transmit data
SGMII0TXP	AU29	O		
SGMII1RXN	AV27	I		Ethernet MAC SGMII port 1 receive data
SGMII1RXP	AV28	I		
SGMII1TXN	AT27	O		Ethernet MAC SGMII port 1 transmit data
SGMII1TXP	AT28	O		
SGMII2RXN	AU25	I		Ethernet MAC SGMII port 2 receive data
SGMII2RXP	AU26	I		
SGMII2TXN	AR26	O		Ethernet MAC SGMII port 2 transmit data
SGMII2TXP	AR27	O		
SGMII3RXN	AW25	I		Ethernet MAC SGMII port 3 receive data
SGMII3RXP	AW26	I		

# TCI6636K2H

## Multicore DSP+ARM KeyStone II System-on-Chip (SoC)



SPRS835F—October 2013

**Table 5-2 Terminal Functions — Signals and Control by Function (Part 17 of 19)**

Signal Name	Ball No.	Type	IPD/IPU	Description
SGMII3TXN	AP25	O		Ethernet MAC SGMII port 3 transmit data
SGMII3TXP	AP26	O		
SGMIIREFRES	AM24	A		SGMII SerDes reference resistor input (3 k $\Omega$ +/- 1%)
<b>SmartReflex</b>				
VCL	AP36	IOZ		Voltage control I <sup>2</sup> C clock
VCNTL0	AT39	OZ		Voltage control outputs to variable core power supply
VCNTL1	AR37	OZ		
VCNTL2	AR36	OZ		
VCNTL3	AT38	OZ		
VCNTL4	AU38	OZ		
VCNTL5	AR35	OZ		
VD	AP35	IOZ		Voltage control I <sup>2</sup> C data
<b>SPI0</b>				
SPI0CLK	B26	OZ	Down	SPI0 clock
SPI0DIN	A26	I	Down	SPI0 data in
SPI0DOUT	A27	OZ	Down	SPI0 data out
SPI0SCS0	F25	OZ	Up	SPI0 interface enable 0
SPI0SCS1	C25	OZ	Up	SPI0 interface enable 1
SPI0SCS2	E26	OZ	Up	SPI0 interface enable 2
SPI0SCS3	D26	OZ	Up	SPI0 interface enable 3
<b>SPI1</b>				
SPI1CLK	C28	OZ	Down	SPI1 clock
SPI1DIN	F27	I	Down	SPI1 data in
SPI1DOUT	A28	OZ	Down	SPI1 data out
SPI1SCS0	B27	OZ	Up	SPI1 interface enable 0
SPI1SCS1	C27	OZ	Up	SPI1 interface enable 1
SPI1SCS2	D27	OZ	Up	SPI1 interface enable 2
SPI1SCS3	E27	OZ	Up	SPI1 interface enable 3
<b>SPI2</b>				
SPI2CLK	D25	OZ	Down	SPI2 clock
SPI2DIN	F28	I	Down	SPI2 data in
SPI2DOUT	G28	OZ	Down	SPI2 data out
SPI2SCS0	B28	OZ	Up	SPI2 interface enable 0
SPI2SCS1	D28	OZ	Up	SPI2 interface enable 1
SPI2SCS2	A29	OZ	Up	SPI2 interface enable 2
SPI2SCS3	E25	OZ	Up	SPI2 interface enable 3
<b>Sync-Ethernet / IEEE1588</b>				
TSCOMPOUT	AB1	O	Down	IEEE1588 compare output.
TSPUSHEVT0	AC2	IOZ	Down	PPS push event from GPS for IEEE1588
TSPUSHEVT1	AC1	IOZ	Down	Push event from BCN for IEEE1588
TSSYNCEVT	AC3	O	Down	IEEE1588 sync event output.
<b>Timer</b>				
TIM0	M2	I	Down	Timer inputs
TIM1	M1	I	Down	

**Table 5-2 Terminal Functions — Signals and Control by Function (Part 18 of 19)**

Signal Name	Ball No.	Type	IPD/IPU	Description
TIM00	M3	OZ	Down	Timer outputs
TIM01	M4	OZ	Down	
<b>UART0</b>				
UART0CTS	L1	I	Down	UART0
UART0RTS	L4	OZ	Down	
UART0RXD	K4	I	Down	
UART0TXD	K2	OZ	Down	
<b>UART1</b>				
UART1CTS	K1	I	Down	UART1
UART1RTS	M5	OZ	Down	
UART1RXD	L2	I	Down	
UART1TXD	K3	OZ	Down	
<b>USB 3.0</b>				
USBCLKM	V2	I		USB ref clock
USBCLKP	W2	I		
USBDM	T2	IOZ		USB D-
USBDP	U2	IOZ		USB D+
USBDRVVBUS	L3	O	Down	Used to enable an external charge pump to provide +5V on the VBUS pin of the USB connector.
USBID0	R1	A		USB ID
USBRX0M	Y1	I		USB receive data
USBRX0P	W1	I		
USBTX0M	V1	O		USB transmit data
USBTX0P	U1	O		
USBVBUS	T1	A		Connect to VBUS pin on USB connector through protection switch
USBRESREF	AA1	P		Reference resistor connection for USB PHY
<b>USIM</b>				
USIMCLK	AN32	OZ	Down	USIM clock
USIMIO	AP33	IOZ	Up	USIM data
USIMRST	AP32	OZ	Down	USIM reset
<b>Reserved</b>				
RSV000	P2	OZ	Down	Reserved — leave unconnected
RSV001	P1	OZ	Down	Reserved — leave unconnected
RSV002	AN4	O		Reserved — leave unconnected
RSV003	AM4	O		Reserved — leave unconnected
RSV004	B24	O		Reserved — leave unconnected
RSV005	A24	O		Reserved — leave unconnected
RSV006	AP38	O		Reserved — leave unconnected
RSV007	AP39	O		Reserved — leave unconnected
RSV008	AU34	O		Reserved — leave unconnected
RSV009	AT34	O		Reserved — leave unconnected
RSV010	C38	O		Reserved — leave unconnected
RSV011	D38	O		Reserved — leave unconnected
RSV012	AK5	OZ	Down	Reserved — leave unconnected
RSV013	F23	A		GND

# TCI6636K2H

## Multicore DSP+ARM KeyStone II System-on-Chip (SoC)



SPRS835F—October 2013

**Table 5-2 Terminal Functions — Signals and Control by Function (Part 19 of 19)**

Signal Name	Ball No.	Type	IPD/IPU	Description
RSV014	E23	A		Reserved — leave unconnected
RSV015	E33	A		Reserved — leave unconnected
RSV016	F32	A		Reserved — leave unconnected
RSV017	F26	A		Reserved — leave unconnected
RSV018	G26	A		Reserved — leave unconnected
RSV019	AN10	A		Reserved — leave unconnected
RSV020	AM7	A		Reserved — leave unconnected
RSV021	AM23	A		Reserved — leave unconnected
RSV022	AM28	A		Reserved — leave unconnected
RSV023	AM25	A		Reserved — leave unconnected
RSV024	AM16	A		Reserved — leave unconnected
RSV025	AM14	A		Reserved — leave unconnected
RSV026	AN19	A		Reserved — leave unconnected
RSV027	D12	OZ		Reserved — leave unconnected
RSV028	D13	OZ		Reserved — leave unconnected
RSV029	F13	A		Reserved — leave unconnected
RSV030	AD35	OZ		Reserved — leave unconnected
RSV031	AC34	OZ		Reserved — leave unconnected
RSV032	AB32	A		Reserved — leave unconnected
RSV060	AV19	I		Reserved — leave unconnected
RSV061	AV18	I		Reserved — leave unconnected
RSV062	AT19	O		Reserved — leave unconnected
RSV063	AT18	O		Reserved — leave unconnected
RSV064	AW20	I		Reserved — leave unconnected
RSV065	AW19	I		Reserved — leave unconnected
RSV066	AR20	O		Reserved — leave unconnected
RSV067	AR19	O		Reserved — leave unconnected
RSV068	AN16	A		Reserved — leave unconnected
RSV069	AM19	A		Reserved — leave unconnected
RSV070	AU19	I		Reserved — leave unconnected
RSV071	AU20	I		Reserved — leave unconnected
RSV072	AT33	IOZ	Up	Reserved — leave unconnected
RSV073	AR34	O	Down	Reserved — leave unconnected
RSV074	AT37	IOZ		Reserved — leave unconnected
RSV075	AT35	IOZ		Reserved — leave unconnected
RSV076	AU36	OZ		Reserved — leave unconnected
RSV077	AV37	OZ		Reserved — leave unconnected
RSV078	AU37	OZ		Reserved — leave unconnected
RSV079	AV36	OZ		Reserved — leave unconnected
RSV080	AU35	OZ		Reserved — leave unconnected
RSV081	AW36	OZ		Reserved — leave unconnected
<b>End of Table 5-2</b>				



**Table 5-3 Terminal Functions — Power and Ground (Part 1 of 2)**

Supply	Ball No.	Volts	Description
AVDDA1	AF11	1.8 V	C66x CorePac PLL supply
AVDDA2	N20	1.8 V	DDR3A PLL supply
AVDDA3	N28	1.8 V	ARM CorePac PLL supply
AVDDA4	AH29	1.8 V	DDR3B PLL supply
AVDDA5	AG26	1.8 V	Network Coprocessor PLL supply
AVDDA6	P11	1.8 V	DDRA DLL supply
AVDDA7	M13	1.8 V	DDRA DLL supply
AVDDA8	M15	1.8 V	DDRA DLL supply
AVDDA9	M18	1.8 V	DDRA DLL supply
AVDDA10	M20	1.8 V	DDRA DLL supply
AVDDA11	Y28	1.8 V	DDRB DLL supply
AVDDA12	AB28	1.8 V	DDRB DLL supply
AVDDA13	AC28	1.8 V	DDRB DLL supply
AVDDA14	AD28	1.8 V	DDRB DLL supply
AVDDA15	AE28	1.8 V	DDRB DLL supply
CVDD	H31, J30, K29, L6, L28, M7, M9, M25, M27, N6, N8, N10, N12, N14, N16, N18, N22, N24, N26, P7, P9, P13, P15, P17, P19, P21, P23, P25, P27, R8, R10, R12, R14, R16, R18, R20, R24, R26, T9, T11, T15, T17, T19, T23, T25, T27, U8, U10, U12, U18, U24, U26, V9, V15, V19, V23, V25, V27, W8, W10, W12, W14, W18, W20, W24, W26, Y9, Y15, Y17, Y19, Y21, Y23, Y25, Y27, AA8, AA10, AA16, AA18, AA20, AA22, AA24, AA26, AB9, AB11, AB15, AB17, AB19, AB21, AB23, AB25, AB27, AC8, AC10, AC12, AC14, AC16, AC20, AC22, AC24, AC26, AD9, AD13, AD15, AD21, AD23, AD25, AD27, AE8, AE10, AE12, AE14, AE16, AE18, AE20, AE22, AE24, AE26, AF9, AF25, AF27, AG8, AG10, AG28, AH9, AH27, AJ8, AJ10, AJ28, AK7, AK9, AK29, AL6, AL8, AL30, AM5, AM31	AVS	SmartReflex DSP core supply voltage.
CVDD1	T13, T21, U14, U16, U20, V13, V17, V21, W16, AC18, AD17, AD19	0.95 V	Core supply voltage for memory array
CVDDT1	R22, U22, W22	0.95 V	Cortex-A15 processor fixed core memory supply voltage
DDR3AVREFSSTL	G14	0.75 V	0.75-V DDR3A reference voltage
DDR3BVREFSSTL	AC31	0.75 V	0.75-V DDR3B reference voltage
DVDD15	H7, H9, H11, H13, H15, H17, H19, H21, H23, J6, J8, J10, J12, J14, J16, J18, J20, J22, K7, K9, K11, K13, K15, K17, K19, K21, K23, L8, L10, L12, L14, L16, L18, L20, L32, M11, M17, M19, M31, P29, P31, R28, R30, T29, T31, U28, U30, V29, V31, W28, W30, Y29, Y31, AA28, AA30, AB29, AB31, AC30, AD29, AD31, AE30, AF29, AF31, AG30, AH31, AJ30, AK31, AL32	1.5 V	1.5-V DDR IO supply
DVDD18	H25, H27, J26, J28, J32, K25, K27, K31, L24, L26, L30, M29, N30, R6, T7, U6, V5, V7, W6, Y5, Y7, AA6, AB5, AB7, AC6, AD7, AE6, AF7, AG6, AJ26, AK27, AL26, AL28, AM27, AM29	1.8 V	1.8-V IO supply
DVDD33	AA14	3.3 V	3.3-V USB supply
VDDAHV	AK11, AK13, AK15, AK17, AK19, AK21, AK23, AK25, AL10, AL12, AL14, AL16, AL18, AL20, AL22, AL24	1.8 V	SerDes IO supply
VDDALV	AF13, AF15, AF17, AF19, AF21, AF23, AG12, AG14, AG16, AG18, AG20, AG22, AH11, AH13, AH15, AH17, AH19, AH21, AH23, AH25, AJ12, AJ14, AJ16, AJ18, AJ20, AJ22, AJ24	0.85 V	SerDes low voltage
VDDUSB	AB13	0.85 V	SerDes digital IO supply
VNWA1	AG24	0.95 V	Fixed Nwell supply

**TCI6636K2H**  
**Multicore DSP+ARM KeyStone II System-on-Chip (SoC)**



SPRS835F—October 2013

**Table 5-3 Terminal Functions — Power and Ground (Part 2 of 2)**

Supply	Ball No.	Volts	Description
VNWA2	AD11	0.95 V	Fixed Nwell supply
VNWA3	M23	0.95 V	Fixed Nwell supply
VNWA4	V11	0.95 V	Fixed Nwell supply
VP	AA12	0.85 V	Filtered 0.85 V USB supply
VPH	Y13	3.3 V	Filtered 3.3 V USB supply
VPP	L22, M21		Leave unconnected
VPTX	Y11	0.85 V	Filtered 0.85 V USB supply
VSS	A2, A3, A37, A38, B1, B2, B38, B39, C1, C4, C6, C8, C10, C12, C14, C16, C18, C20, C22, C24, C26, C29, C32, C39, D34, D37, E3, E5, E7, E9, E11, E13, E15, E17, E19, E21, E28, G23, G25, G27, G29, G31, G35, H4, H6, H8, H12, H14, H18, H20, H24, H26, H28, H29, H30, H32, H37, J1, J2, J3, J4, J5, J7, J9, J11, J13, J15, J17, J19, J21, J23, J24, J25, J27, J29, J31, J33, K5, K6, K8, K10, K12, K14, K16, K18, K20, K22, K24, K26, K28, K30, K32, K35, L5, L7, L9, L11, L13, L15, L17, L19, L21, L23, L25, L27, L29, L31, L37, M6, M8, M10, M12, M14, M16, M22, M24, M26, M28, M30, M33, N5, N7, N9, N11, N13, N15, N17, N19, N21, N23, N25, N27, N29, N31, N35, P5, P6, P8, P10, P12, P14, P16, P18, P20, P22, P24, P26, P28, P30, P33, P37, R2, R5, R7, R9, R11, R13, R15, R17, R19, R21, R23, R25, R27, R29, R31, R35, T6, T8, T10, T12, T14, T16, T18, T20, T22, T24, T26, T28, T30, T33, T37, U7, U9, U11, U13, U15, U17, U19, U21, U23, U25, U27, U29, U31, U35, V3, V6, V8, V10, V12, V14, V16, V18, V20, V22, V24, V26, V28, V30, V33, V37, W5, W7, W9, W11, W13, W15, W17, W19, W21, W23, W25, W27, W29, W31, W35, Y2, Y6, Y8, Y10, Y12, Y14, Y16, Y18, Y20, Y22, Y24, Y26, Y30, Y33, Y37, AA5, AA7, AA9, AA11, AA13, AA15, AA17, AA19, AA21, AA23, AA25, AA27, AA29, AA35, AB6, AB8, AB10, AB12, AB14, AB16, AB18, AB20, AB22, AB24, AB26, AB30, AB33, AB36, AB37, AC7, AC9, AC11, AC13, AC15, AC17, AC19, AC21, AC23, AC25, AC27, AC29, AC35, AD6, AD8, AD10, AD12, AD14, AD16, AD18, AD20, AD22, AD24, AD26, AD30, AD33, AD37, AE3, AE7, AE9, AE11, AE13, AE15, AE17, AE19, AE21, AE23, AE25, AE27, AE29, AE31, AE35, AF6, AF8, AF10, AF12, AF14, AF16, AF18, AF20, AF22, AF24, AF26, AF28, AF30, AF33, AF37, AG4, AG7, AG9, AG11, AG13, AG15, AG17, AG19, AG21, AG23, AG25, AG27, AG29, AG31, AG35, AH6, AH7, AH8, AH10, AH12, AH14, AH16, AH18, AH20, AH22, AH24, AH26, AH28, AH30, AH33, AH37, AJ6, AJ7, AJ9, AJ11, AJ13, AJ15, AJ17, AJ19, AJ21, AJ23, AJ25, AJ27, AJ29, AJ31, AJ32, AJ35, AK2, AK6, AK8, AK10, AK12, AK14, AK16, AK18, AK20, AK22, AK24, AK26, AK28, AK30, AK33, AK37, AL5, AL7, AL9, AL11, AL13, AL15, AL17, AL19, AL21, AL23, AL25, AL27, AL29, AL31, AL35, AM3, AM8, AM10, AM12, AM13, AM17, AM18, AM20, AM22, AM32, AM33, AM37, AN2, AN5, AN6, AN7, AN8, AN9, AN11, AN12, AN13, AN14, AN15, AN17, AN18, AN20, AN21, AN22, AN23, AN24, AN25, AN26, AN27, AN28, AN29, AN31, AN35, AP4, AP7, AP10, AP13, AP16, AP19, AP20, AP21, AP24, AP27, AP28, AP29, AP30, AP37, AR3, AR6, AR9, AR12, AR15, AR18, AR21, AR22, AR25, AR28, AR31, AR33, AT2, AT5, AT8, AT11, AT14, AT17, AT20, AP27, AP28, AP29, AP30, AP37, AR3, AR6, AR9, AR12, AR15, AR18, AR21, AR22, AR25, AR28, AR31, AR33, AT2, AT5, AT8, AT11, AT14, AT17, AT20, AT23, AT26, AT29, AT32, AT36, AU1, AU2, AU3, AU6, AU9, AU12, AU15, AU18, AU21, AU24, AU27, AU30, AU33, AU39, AV1, AV2, AV5, AV8, AV11, AV14, AV17, AV20, AV23, AV26, AV29, AV32, AV35, AV38, AV39, AW2, AW3, AW6, AW9, AW12, AW15, AW18, AW21, AW24, AW27, AW30, AW33, AW37, AW38	GND	Ground
<b>End of Table 5-3</b>			

**Table 5-4 Terminal Functions  
— By Signal Name  
(Part 1 of 22)**

Signal Name	Ball Number
(nopin)	A1
(nopin)	A39
(nopin)	AW1
(nopin)	AW39
AIFREFRES0	AM15
AIFREFRES1	AM11
AIFRXN0	AW16
AIFRXP0	AW17
AIFRXN1	AU16
AIFRXP1	AU17
AIFRXN2	AV15
AIFRXP2	AV16
AIFRXN3	AW13
AIFRXP3	AW14
AIFRXN4	AU13
AIFRXN5	AV12
AIFRXP4	AU14
AIFRXP5	AV13
AIFTXN0	AP17
AIFTXP0	AP18
AIFTXN1	AR16
AIFTXP1	AR17
AIFTXN2	AT15
AIFTXP2	AT16
AIFTXN3	AP14
AIFTXP3	AP15
AIFTXN4	AR13
AIFTXP4	AR14
AIFTXN5	AT12
AIFTXP5	AT13
ALTCORECLKN	AL2
ALTCORECLKP	AM2
ARMCLKN	B37
ARMCLKP	C37
ARMAVSSHARED†	G24
AVDDA1	AF11
AVDDA2	N20
AVDDA3	N28
AVDDA4	AH29
AVDDA5	AG26
AVDDA6	P11
AVDDA7	M13

**Table 5-4 Terminal Functions  
— By Signal Name  
(Part 2 of 22)**

Signal Name	Ball Number
AVDDA8	M15
AVDDA9	M18
AVDDA10	M20
AVDDA11	Y28
AVDDA12	AB28
AVDDA13	AC28
AVDDA14	AD28
AVDDA15	AE28
AVSIFSEL0†	M2
AVSIFSEL1†	M1
BOOTMODE_RSVD†	B31
BOOTMODE00†	B30
BOOTMODE01†	D29
BOOTMODE02†	A35
BOOTMODE03†	B29
BOOTMODE04†	E29
BOOTMODE05†	D30
BOOTMODE06†	C30
BOOTMODE07†	A30
BOOTMODE08†	G30
BOOTMODE09†	F31
BOOTMODE10†	E30
BOOTMODE11†	F30
BOOTMODE12†	A31
BOOTMODE13†	F24
BOOTMODE14†	E24
BOOTMODE15†	D24
BOOTCOMPLETE	AF5
CORECLKSEL	AL4
CORESEL0	F24
CORESEL1	E24
CORESEL2	D24
CORESEL3	G24
CVDD	H31, J30, K29, L6, L28, M7, M9, M25, M27, N6, N8, N10, N12, N14, N16, N18, N22, N24, N26, P7, P9, P13, P15, P17, P19, P21, P23, P25, P27, R8, R10, R12

**Table 5-4 Terminal Functions  
— By Signal Name  
(Part 3 of 22)**

Signal Name	Ball Number
CVDD	R14, R16, R18, R20, R24, R26, T9, T11, T15, T17, T19, T23, T25, T27, U8, U10, U12, U18, U24, U26, V9, V15, V19, V23, V25, V27, W8, W10, W12, W14, W18
CVDD	W20, W24, W26, Y9, Y15, Y17, Y19, Y21, Y23, Y25, Y27, AA8, AA10, AA16, AA18, AA20, AA22, AA24, AA26, AB9, AB11, AB15, AB17, AB19, AB21, AB23, AB25
CVDD	AB27, AC8, AC10, AC12, AC14, AC16, AC20, AC22, AC24, AC26, AD9, AD13, AD15, AD21, AD23, AD25, AD27, AE8, AE10, AE12, AE14, AE16, AE18, AE20
CVDD	AE22, AE24, AE26, AF9, AF25, AF27, AG8, AG10, AG28, AH9, AH27, AJ8, AJ10, AJ28, AK7, AK9, AK29, AL6, AL8, AL30, AM5, AM31
CVDD1	T13, T21, U14, U16, U20, V13, V17, V21, W16, AC18, AD17, AD19
CVDDT1	R22, U22, W22
DDR3A_REMAP_EN†	A36
DDR3AA00	E8
DDR3AA01	G9
DDR3AA02	G8
DDR3AA03	G10
DDR3AA04	F9
DDR3AA05	F8
DDR3AA06	C9
DDR3AA07	D9
DDR3AA08	B9
DDR3AA09	D8
DDR3AA10	F10
DDR3AA11	A9
DDR3AA12	E10
DDR3AA13	A10
DDR3AA14	B10
DDR3AA15	D10

**Table 5-4 Terminal Functions  
 — By Signal Name  
 (Part 4 of 22)**

Signal Name	Ball Number
DDR3ABA0	B11
DDR3ABA1	C11
DDR3ABA2	G11
DDR3ACA5	C13
DDR3ACB00	A16
DDR3ACB01	C15
DDR3ACB02	B16
DDR3ACB03	F15
DDR3ACB04	D15
DDR3ACB05	F14
DDR3ACB06	D14
DDR3ACB07	G15
DDR3ACE0	D11
DDR3ACE1	F11
DDR3ACE0	G12
DDR3ACE1	A11
DDR3ACLKN	A25
DDR3CLKOUTN0	B12
DDR3CLKOUTN1	B13
DDR3CLKOUTP0	A12
DDR3CLKOUTP1	A13
DDR3CLKP	B25
DDR3AD00	G1
DDR3AD01	H2
DDR3AD02	F1
DDR3AD03	G2
DDR3AD04	H1
DDR3AD05	E2
DDR3AD06	F2
DDR3AD07	D2
DDR3AD08	E4
DDR3AD09	F4
DDR3AD10	G3
DDR3AD11	A4
DDR3AD12	B4
DDR3AD13	H3
DDR3AD14	D3
DDR3AD15	D4
DDR3AD16	G4
DDR3AD17	H5
DDR3AD18	D5
DDR3AD19	F5

**Table 5-4 Terminal Functions  
 — By Signal Name  
 (Part 5 of 22)**

Signal Name	Ball Number
DDR3AD20	G5
DDR3AD21	D6
DDR3AD22	C5
DDR3AD23	B6
DDR3AD24	C7
DDR3AD25	F7
DDR3AD26	F6
DDR3AD27	A8
DDR3AD28	B8
DDR3AD29	G6
DDR3AD30	G7
DDR3AD31	D7
DDR3AD32	E16
DDR3AD33	G16
DDR3AD34	F16
DDR3AD35	G17
DDR3AD36	D16
DDR3AD37	D17
DDR3AD38	F17
DDR3AD39	E18
DDR3AD40	C19
DDR3AD41	D19
DDR3AD42	G18
DDR3AD43	F19
DDR3AD44	G19
DDR3AD45	B18
DDR3AD46	D18
DDR3AD47	F18
DDR3AD48	A20
DDR3AD49	B20
DDR3AD50	D20
DDR3AD51	G20
DDR3AD52	C21
DDR3AD53	E20
DDR3AD54	F20
DDR3AD55	G21
DDR3AD56	C23
DDR3AD57	G22
DDR3AD58	D23
DDR3AD59	F22
DDR3AD60	E22
DDR3AD61	B22

**Table 5-4 Terminal Functions  
 — By Signal Name  
 (Part 6 of 22)**

Signal Name	Ball Number
DDR3AD62	F21
DDR3AD63	D22
DDR3ADQM0	C2
DDR3ADQM1	F3
DDR3ADQM2	A6
DDR3ADQM3	E6
DDR3ADQM4	C17
DDR3ADQM5	A18
DDR3ADQM6	D21
DDR3ADQM7	A22
DDR3ADQM8	E14
DDR3ADQS0N	D1
DDR3ADQS0P	E1
DDR3ADQS1N	C3
DDR3ADQS1P	B3
DDR3ADQS2N	B5
DDR3ADQS2P	A5
DDR3ADQS3N	A7
DDR3ADQS3P	B7
DDR3ADQS4N	B17
DDR3ADQS4P	A17
DDR3ADQS5N	A19
DDR3ADQS5P	B19
DDR3ADQS6N	B21
DDR3ADQS6P	A21
DDR3ADQS7N	B23
DDR3ADQS7P	A23
DDR3ADQS8N	A15
DDR3ADQS8P	B15
DDR3AODT0	E12
DDR3AODT1	G13
DDR3ARA5	A14
DDR3ARESET	B14
DDR3ARZQ0	H16
DDR3ARZQ1	H10
DDR3ARZQ2	H22
DDR3AVREFSSTL	G14
DDR3AWE	F12
DDR3BA00	AA32
DDR3BA01	W33
DDR3BA02	W32
DDR3BA03	Y34

**Table 5-4 Terminal Functions  
— By Signal Name  
(Part 7 of 22)**

Signal Name	Ball Number
DDR3BA04	W34
DDR3BA05	V34
DDR3BA06	W36
DDR3BA07	W37
DDR3BA08	AA33
DDR3BA09	Y32
DDR3BA10	Y38
DDR3BA11	AA39
DDR3BA12	Y35
DDR3BA13	Y39
DDR3BA14	AA38
DDR3BA15	Y36
DDR3BBA0	AA37
DDR3BBA1	AA34
DDR3BBA2	AB35
DDR3BCA5	AC36
DDR3BCB00	AF32
DDR3BCB01	AF34
DDR3BCB02	AE32
DDR3BCB03	AF35
DDR3BCB04	AE33
DDR3BCB05	AE36
DDR3BCB06	AD36
DDR3BCB07	AE34
DDR3BCE0	AB34
DDR3BCE1	AA36
DDR3BCKE0	AB39
DDR3BCKE1	AB38
DDR3BCLKN	AR39
DDR3BCLKOUTN0	AD39
DDR3BCLKOUTN1	AC38
DDR3BCLKOUTP0	AD38
DDR3BCLKOUTP1	AC39
DDR3BCLKP	AR38
DDR3BD00	L38
DDR3BD01	N34
DDR3BD02	M37
DDR3BD03	L39
DDR3BD04	N33
DDR3BD05	N37
DDR3BD06	N36
DDR3BD07	N38

**Table 5-4 Terminal Functions  
— By Signal Name  
(Part 8 of 22)**

Signal Name	Ball Number
DDR3BD08	T32
DDR3BD09	R32
DDR3BD10	P35
DDR3BD11	R39
DDR3BD12	R38
DDR3BD13	N32
DDR3BD14	R33
DDR3BD15	P36
DDR3BD16	T34
DDR3BD17	R34
DDR3BD18	T35
DDR3BD19	R37
DDR3BD20	R36
DDR3BD21	U37
DDR3BD22	T36
DDR3BD23	U38
DDR3BD24	V35
DDR3BD25	U36
DDR3BD26	U34
DDR3BD27	W38
DDR3BD28	W39
DDR3BD29	U33
DDR3BD30	V32
DDR3BD31	V36
DDR3BD32	AG37
DDR3BD33	AF36
DDR3BD34	AG38
DDR3BD35	AG34
DDR3BD36	AG36
DDR3BD37	AH34
DDR3BD38	AH35
DDR3BD39	AG32
DDR3BD40	AH32
DDR3BD41	AJ33
DDR3BD42	AH36
DDR3BD43	AJ34
DDR3BD44	AJ36
DDR3BD45	AH39
DDR3BD46	AH38
DDR3BD47	AJ37
DDR3BD48	AK39
DDR3BD49	AK38

**Table 5-4 Terminal Functions  
— By Signal Name  
(Part 9 of 22)**

Signal Name	Ball Number
DDR3BD50	AK36
DDR3BD51	AK35
DDR3BD52	AL34
DDR3BD53	AL36
DDR3BD54	AL37
DDR3BD55	AL33
DDR3BD56	AN34
DDR3BD57	AN36
DDR3BD58	AN33
DDR3BD59	AM34
DDR3BD60	AM35
DDR3BD61	AM38
DDR3BD62	AM36
DDR3BD63	AN37
DDR3BDQM0	N39
DDR3BDQM1	P34
DDR3BDQM2	U39
DDR3BDQM3	U32
DDR3BDQM4	AG33
DDR3BDQM5	AG39
DDR3BDQM6	AK34
DDR3BDQM7	AM39
DDR3BDQM8	AE37
DDR3BDQS0N	M39
DDR3BDQS0P	M38
DDR3BDQS1N	P38
DDR3BDQS1P	P39
DDR3BDQS2N	T38
DDR3BDQS2P	T39
DDR3BDQS3N	V38
DDR3BDQS3P	V39
DDR3BDQS4N	AF39
DDR3BDQS4P	AF38
DDR3BDQS5N	AJ38
DDR3BDQS5P	AJ39
DDR3BDQS6N	AL38
DDR3BDQS6P	AL39
DDR3BDQS7N	AN39
DDR3BDQS7P	AN38
DDR3BDQS8N	AE38
DDR3BDQS8P	AE39
DDR3BODT0	AC33

**Table 5-4 Terminal Functions  
 — By Signal Name  
 (Part 10 of 22)**

Signal Name	Ball Number
DDR3BODT1	AD34
$\overline{\text{DDR3BRAS}}$	AD32
$\overline{\text{DDR3BRESETE}}$	AC32
DDR3BRZQ0	AA31
DDR3BRZQ1	P32
DDR3BRZQ2	AK32
DDR3BVPREFSSTL	AC31
$\overline{\text{DDR3BWE}}$	AC37
DVDD15	H7, H9, H11, H13, H15, H17, H19, H21, H23, J6, J8, J10, J12, J14, J16, J18, J20, J22, K7, K9, K11, K13, K15, K17, K19, K21, K23, L8, L10, L12, L14, L16, L18, L20
DVDD15	L32, M11, M17, M19, M31, P29, P31, R28, R30, T29, T31, U28, U30, V29, V31, W28, W30, Y29, Y31, AA28, AA30, AB29, AB31, AC30, AD29, AD31, AE30, AF29
DVDD15	AF31, AG30, AH31, AJ30, AK31, AL32
DVDD18	H25, H27, J26, J28, J32, K25, K27, K31, L24, L26, L30, M29, N30, R6, T7, U6, V5, V7, W6, Y5, Y7, AA6, AB5, AB7, AC6, AD7, AE6, AF7, AG6, AJ26, AK27, AL26, AL28, AM27, AM29
DVDD33	AA14
EMIFA00	F34
EMIFA01	F37
EMIFA02	G36
EMIFA03	E39
EMIFA04	E34
EMIFA05	J34
EMIFA06	H35
EMIFA07	K33
EMIFA08	C35
EMIFA09	G37
EMIFA10	F38
EMIFA11	D35
EMIFA12	H36
EMIFA13	E35

**Table 5-4 Terminal Functions  
 — By Signal Name  
 (Part 11 of 22)**

Signal Name	Ball Number
EMIFA14	G38
EMIFA15	F39
EMIFA16	K34
EMIFA17	F35
EMIFA18	J35
EMIFA19	G39
EMIFA20	C36
EMIFA21	J36
EMIFA22	H38
EMIFA23	D36
$\overline{\text{EMIFBE0}}$	H34
$\overline{\text{EMIFBE1}}$	H33
$\overline{\text{EMIFCE0}}$	G33
$\overline{\text{EMIFCE1}}$	G32
$\overline{\text{EMIFCE2}}$	G34
$\overline{\text{EMIFCE3}}$	E36
EMIFD00	M32
EMIFD01	J37
EMIFD02	L33
EMIFD03	L34
EMIFD04	H39
EMIFD05	J38
EMIFD06	K37
EMIFD07	J39
EMIFD08	K39
EMIFD09	K38
EMIFD10	K36
EMIFD11	L36
EMIFD12	L35
EMIFD13	M34
EMIFD14	M36
EMIFD15	M35
$\overline{\text{EMIFOE}}$	E37
EMIFRNW	F33
EMIFWAIT0	E38
EMIFWAIT1	D39
$\overline{\text{EMIFWE}}$	F36
EMU00	AA2
EMU01	AB2
EMU02	Y3
EMU03	Y4
EMU04	W3

**Table 5-4 Terminal Functions  
 — By Signal Name  
 (Part 12 of 22)**

Signal Name	Ball Number
EMU05	W4
EMU06	V4
EMU07	U4
EMU08	U3
EMU09	T3
EMU10	AB4
EMU11	AA3
EMU12	U5
EMU13	T4
EMU14	AB3
EMU15	R3
EMU16	T5
EMU17	R4
EMU18	AA4
EXTFRAMEEVENT	AC4
GPIO00	F29
GPIO01	B30
GPIO02	D29
GPIO03	A35
GPIO04	B29
GPIO05	E29
GPIO06	D30
GPIO07	C30
GPIO08	A30
GPIO09	G30
GPIO10	F31
GPIO11	E30
GPIO12	F30
GPIO13	A31
GPIO14	E32
GPIO15	B31
GPIO16	A36
GPIO17	A32
GPIO18	C31
GPIO19	B32
GPIO20	A33
GPIO21	D33
GPIO22	D31
GPIO23	B35
GPIO24	B33
GPIO25	E31
GPIO26	A34

**Table 5-4 Terminal Functions  
— By Signal Name  
(Part 13 of 22)**

Signal Name	Ball Number
GPIO27	D32
GPIO28	C33
GPIO29	C34
GPIO30	B36
GPIO31	B34
HOUT	AE5
HYP0CLKN	AT10
HYP0CLKP	AT9
HYP0REFRES	AM9
HYP0RXFLCLK	AJ5
HYP0RXFLDAT	AJ4
HYP0RXN0	AW10
HYP0RXN1	AU10
HYP0RXN2	AV9
HYP0RXN3	AW7
HYP0RXP0	AW11
HYP0RXP1	AU11
HYP0RXP2	AV10
HYP0RXP3	AW8
HYP0RXPCLK	AJ2
HYP0RXPMDAT	AG3
HYP0TXFLCLK	AJ3
HYP0TXFLDAT	AG5
HYP0TXN0	AP11
HYP0TXN1	AR10
HYP0TXN2	AP8
HYP0TXN3	AR7
HYP0TXP0	AP12
HYP0TXP1	AR11
HYP0TXP2	AP9
HYP0TXP3	AR8
HYP0TXPMCLK	AH5
HYP0TXPMDAT	AJ1
HYP1CLKN	AW5
HYP1CLKP	AW4
HYP1REFRES	AM6
HYP1RXFLCLK	AH4
HYP1RXFLDAT	AG2
HYP1RXN0	AU7
HYP1RXN1	AV6
HYP1RXN2	AU4
HYP1RXN3	AV3

**Table 5-4 Terminal Functions  
— By Signal Name  
(Part 14 of 22)**

Signal Name	Ball Number
HYP1RXP0	AU8
HYP1RXP1	AV7
HYP1RXP2	AU5
HYP1RXP3	AV4
HYP1RXPCLK	AF3
HYP1RXPMDAT	AF4
HYP1TXFLCLK	AH3
HYP1TXFLDAT	AH2
HYP1TXN0	AT6
HYP1TXN1	AP5
HYP1TXN2	AR4
HYP1TXN3	AT3
HYP1TXP0	AT7
HYP1TXP1	AP6
HYP1TXP2	AR5
HYP1TXP3	AT4
HYP1TXPMCLK	AH1
HYP1TXPMDAT	AF2
LENDIAN†	F29
LRESETNMIEN	AD4
LRESET	AE4
MAINPLL0DSEL†	E32
MDCLK	AP31
MDIO	AR32
NMI	AD5
PACLKSEL	AN30
PASSCLKN	AV34
PASSCLKP	AV33
PCIECLKN	AW32
PCIECLKP	AW31
PCIEREFRES	AM26
PCIERXN0	AU31
PCIERXN1	AV30
PCIERXP0	AU32
PCIERXP1	AV31
PCIETXN0	AT30
PCIETXN1	AR29
PCIETXP0	AT31
PCIETXP1	AR30
PHYSYNC	AP34
POR	AK4
RESETFULL	AD3

**Table 5-4 Terminal Functions  
— By Signal Name  
(Part 15 of 22)**

Signal Name	Ball Number
RESETSTAT	AC5
RESET	AD2
RADSYNC	AM30
RIOREFRES	AM21
RIORXN0	AV24
RIORXN1	AU22
RIORXN2	AW22
RIORXN3	AV21
RIORXP0	AV25
RIORXP1	AU23
RIORXP2	AW23
RIORXP3	AV22
RIOTXN0	AT24
RIOTXN1	AR23
RIOTXN2	AP22
RIOTXN3	AT21
RIOTXP0	AT25
RIOTXP1	AR24
RIOTXP2	AP23
RIOTXP3	AT22
RP1CLKP	AR2
RP1CLKN	AP2
RP1FBP	AR1
RP1FBN	AT1
RSV000	P2
RSV001	P1
RSV002	AN4
RSV003	AM4
RSV004	B24
RSV005	A24
RSV006	AP38
RSV007	AP39
RSV008	AU34
RSV009	AT34
RSV010	C38
RSV011	D38
RSV012	AK5
RSV013	F23
RSV014	E23
RSV015	E33
RSV016	F32
RSV017	F26

# TCI6636K2H

## Multicore DSP+ARM KeyStone II System-on-Chip (SoC)



SPRS835F—October 2013

**Table 5-4 Terminal Functions  
— By Signal Name  
(Part 16 of 22)**

Signal Name	Ball Number
RSV018	G26
RSV019	AN10
RSV020	AM7
RSV021	AM23
RSV022	AM28
RSV023	AM25
RSV024	AM16
RSV025	AM14
RSV026	AN19
RSV027	D12
RSV028	D13
RSV029	F13
RSV030	AD35
RSV031	AC34
RSV032	AB32
RSV060	AV19
RSV061	AV18
RSV062	AT19
RSV063	AT18
RSV064	AW20
RSV065	AW19
RSV066	AR20
RSV067	AR19
RSV068	AN16
RSV069	AM19
RSV070	AU19
RSV071	AU20
RSV072	AT33
RSV073	AR34
RSV074	AT37
RSV075	AT35
RSV076	AU36
RSV077	AV37
RSV078	AU37
RSV079	AV36
RSV080	AU35
RSV081	AW36
SCL0	N1
SCL1	N4
SCL2	P4
SDA0	P3
SDA1	N2

**Table 5-4 Terminal Functions  
— By Signal Name  
(Part 17 of 22)**

Signal Name	Ball Number
SDA2	N3
SGMII0RXN	AW28
SGMII0RXP	AW29
SGMII0TXN	AU28
SGMII0TXP	AU29
SGMII1RXN	AV27
SGMII1RXP	AV28
SGMII1TXN	AT27
SGMII1TXP	AT28
SGMII2RXN	AU25
SGMII2RXP	AU26
SGMII2TXN	AR26
SGMII2TXP	AR27
SGMII3RXN	AW25
SGMII3RXP	AW26
SGMII3TXN	AP25
SGMII3TXP	AP26
SGMIIREFRES	AM24
SPI0CLK	B26
SPI0DIN	A26
SPI0DOUT	A27
SPI0SCS0	F25
SPI0SCS1	C25
SPI0SCS2	E26
SPI0SCS3	D26
SPI1CLK	C28
SPI1DIN	F27
SPI1DOUT	A28
SPI1SCS0	B27
SPI1SCS1	C27
SPI1SCS2	D27
SPI1SCS3	E27
SPI2CLK	D25
SPI2DIN	F28
SPI2DOUT	G28
SPI2SCS0	B28
SPI2SCS1	D28
SPI2SCS2	A29
SPI2SCS3	E25
SRIOSGMIICLKN	AW35
SRIOSGMIICLKP	AW34
SYSCLKN	AK3

**Table 5-4 Terminal Functions  
— By Signal Name  
(Part 18 of 22)**

Signal Name	Ball Number
SYSCLKOUT	AK1
SYSCLKP	AL3
TCK	AE1
TDI	AG1
TDO	AF1
TIMIO	M2
TIMI1	M1
TIM00	M3
TIM01	M4
TMS	AE2
$\overline{\text{TRST}}$	AD1
TSCOMPOUT	AB1
TSPUSHEVT0	AC2
TSPUSHEVT1	AC1
TSREFCLKN	AL1
TSREFCLKP	AM1
TSRXCLKOUT0N	AP1
TSRXCLKOUT0P	AN1
TSRXCLKOUT1N	AP3
TSRXCLKOUT1P	AN3
TSSYNCEVT	AC3
UART0CTS	L1
UART0RTS	L4
UART0RXD	K4
UART0TXD	K2
UART1CTS	K1
UART1RTS	M5
UART1RXD	L2
UART1TXD	K3
USBCLKM	V2
USBCLKP	W2
USBDM	T2
USBDP	U2
USBDRVVBUS	L3
USBID0	R1
USBRESREF	AA1
USBRX0M	Y1
USBRX0P	W1
USBTX0M	V1
USBTX0P	U1
USBVBUS	T1
USIMRST	AP32



**Table 5-4 Terminal Functions  
— By Signal Name  
(Part 19 of 22)**

Signal Name	Ball Number
USIMCLK	AN32
USIMIO	AP33
VCL	AP36
VCNTL0	AT39
VCNTL1	AR37
VCNTL2	AR36
VCNTL3	AT38
VCNTL4	AU38
VCNTL5	AR35
VD	AP35
VDDAHV	AK11, AK13, AK15, AK17, AK19, AK21, AK23, AK25, AL10, AL12, AL14, AL16, AL18, AL20, AL22, AL24
VDDALV	AF13, AF15, AF17, AF19, AF21, AF23, AG12, AG14, AG16, AG18, AG20, AG22, AH11, AH13, AH15, AH17, AH19, AH21, AH23, AH25, AJ12, AJ14, AJ16, AJ18, AJ20, AJ22, AJ24
VDDUSB	AB13
VNWA1	AG24
VNWA2	AD11
VNWA3	M23
VNWA4	V11
VP	AA12
VPH	Y13
VPP	L22, M21
VPTX	Y11
VSS	A2, A3, A37, A38, B1, B2, B38, B39, C1, C4, C6, C8, C10, C12, C14, C16, C18, C20, C22, C24, C26, C29, C32, C39, D34, D37, E3, E5, E7, E9, E11, E13, E15, E17, E19
VSS	E21, E28, G23, G25, G27, G29, G31, G35, H4, H6, H8, H12, H14, H18, H20, H24, H26, H28, H29, H30, H32, H37, J1, J2, J3, J4, J5, J7, J9, J11, J13, J15, J17, J19

**Table 5-4 Terminal Functions  
— By Signal Name  
(Part 20 of 22)**

Signal Name	Ball Number
VSS	J21, J23, J24, J25, J27, J29, J31, J33, K5, K6, K8, K10, K12, K14, K16, K18, K20, K22, K24, K26, K28, K30, K32, K35, L5, L7, L9, L11, L13, L15, L17, L19, L21, L23
VSS	L25, L27, L29, L31, L37, M6, M8, M10, M12, M14, M16, M22, M24, M26, M28, M30, M33, N5, N7, N9, N11, N13, N15, N17, N19, N21, N23, N25, N27, N29
VSS	N31, N35, P5, P6, P8, P10, P12, P14, P16, P18, P20, P22, P24, P26, P28, P30, P33, P37, R2, R5, R7, R9, R11, R13, R15, R17, R19, R21, R23, R25, R27, R29, R31, R35
VSS	T6, T8, T10, T12, T14, T16, T18, T20, T22, T24, T26, T28, T30, T33, T37, U7, U9, U11, U13, U15, U17, U19, U21, U23, U25, U27, U29, U31, U35, V3, V6, V8, V10, V12
VSS	V14, V16, V18, V20, V22, V24, V26, V28, V30, V33, V37, W5, W7, W9, W11, W13, W15, W17, W19, W21, W23, W25, W27, W29, W31, W35, Y2, Y6, Y8, Y10
VSS	Y12, Y14, Y16, Y18, Y20, Y22, Y24, Y26, Y30, Y33, Y37, AA5, AA7, AA9, AA11, AA13, AA15, AA17, AA19, AA21, AA23, AA25, AA27, AA29, AA35, AB6, AB8
VSS	AB10, AB12, AB14, AB16, AB18, AB20, AB22, AB24, AB26, AB30, AB33, AB36, AB37, AC7, AC9, AC11, AC13, AC15, AC17, AC19, AC21, AC23, AC25, AC27

**Table 5-4 Terminal Functions  
— By Signal Name  
(Part 21 of 22)**

Signal Name	Ball Number
VSS	AC29, AC35, AD6, AD8, AD10, AD12, AD14, AD16, AD18, AD20, AD22, AD24, AD26, AD30, AD33, AD37, AE3, AE7, AE9, AE11, AE13, AE15, AE17, AE19
VSS	AE21, AE23, AE25, AE27, AE29, AE31, AE35, AF6, AF8, AF10, AF12, AF14, AF16, AF18, AF20, AF22, AF24, AF26, AF28, AF30, AF33, AF37, AG4, AG7
VSS	AG9, AG11, AG13, AG15, AG17, AG19, AG21, AG23, AG25, AG27, AG29, AG31, AG35, AH6, AH7, AH8, AH10, AH12, AH14, AH16, AH18, AH20, AH22, AH24
VSS	AH26, AH28, AH30, AH33, AH37, AJ6, AJ7, AJ9, AJ11, AJ13, AJ15, AJ17, AJ19, AJ21, AJ23, AJ25, AJ27, AJ29, AJ31, AJ32, AJ35, AK2, AK6, AK8, AK10
VSS	AK12, AK14, AK16, AK18, AK20, AK22, AK24, AK26, AK28, AK30, AK33, AK37, AL5, AL7, AL9, AL11, AL13, AL15, AL17, AL19, AL21, AL23, AL25, AL27, AL29
VSS	AL31, AL35, AM3, AM8, AM10, AM12, AM13, AM17, AM18, AM20, AM22, AM32, AM33, AM37, AN2, AN5, AN6, AN7, AN8, AN9, AN11, AN12, AN13, AN14
VSS	AN15, AN17, AN18, AN20, AN21, AN22, AN23, AN24, AN25, AN26, AN27, AN28, AN29, AN31, AN35, AP4, AP7, AP10, AP13, AP16, AP19, AP20, AP21, AP24

**Table 5-4 Terminal Functions  
 — By Signal Name  
 (Part 22 of 22)**

Signal Name	Ball Number
VSS	AP27, AP28, AP29, AP30, AP37, AR3, AR6, AR9, AR12, AR15, AR18, AR21, AR22, AR25, AR28, AR31, AR33, AT2, AT5, AT8, AT11, AT14, AT17, AT20
VSS	AT23, AT26, AT29, AT32, AT36, AU1, AU2, AU3, AU6, AU9, AU12, AU15, AU18, AU21, AU24, AU27, AU30, AU33, AU39, AV1, AV2, AV5, AV8, AV11
VSS	AV14, AV17, AV20, AV23, AV26, AV29, AV32, AV35, AV38, AV39, AW2, AW3, AW6, AW9, AW12, AW15, AW18, AW21, AW24, AW27, AW30, AW33, AW37, AW38
<b>End of Table 5-4</b>	

**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 1 of 38)**

Ball Number	Signal Name
A1	(nopin)
A2	VSS
A3	VSS
A4	DDR3AD11
A5	DDR3ADQS2P
A6	DDR3ADQM2
A7	DDR3ADQS3N
A8	DDR3AD27
A9	DDR3AA11
A10	DDR3AA13
A11	DDR3ACHE1
A12	DDR3ACLKOUTP0
A13	DDR3ACLKOUTP1
A14	DDR3ARA5
A15	DDR3ADQS8N
A16	DDR3ACB00
A17	DDR3ADQS4P
A18	DDR3ADQM5
A19	DDR3ADQS5N
A20	DDR3AD48
A21	DDR3ADQS6P
A22	DDR3ADQM7
A23	DDR3ADQS7P
A24	RSV005
A25	DDR3ACLKN
A26	SPI0DIN
A27	SPI0DOUT
A28	SPI1DOUT
A29	SPI2SCS2
A30	GPIO08
A30	BOOTMODE07†
A31	GPIO13
A31	BOOTMODE12†
A32	GPIO17
A32	EMU19†
A33	GPIO20
A33	EMU22†
A34	GPIO26
A34	EMU28†
A35	GPIO03
A35	BOOTMODE02†
A36	GPIO16

**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 2 of 38)**

Ball Number	Signal Name
A36	DDR3A_REMAP_EN†
A37	VSS
A38	VSS
A39	(nopin)
B1	VSS
B2	VSS
B3	DDR3ADQS1P
B4	DDR3AD12
B5	DDR3ADQS2N
B6	DDR3AD23
B7	DDR3ADQS3P
B8	DDR3AD28
B9	DDR3AA08
B10	DDR3AA14
B11	DDR3ABA0
B12	DDR3ACLKOUTN0
B13	DDR3ACLKOUTN1
B14	DDR3ARESET
B15	DDR3ADQS8P
B16	DDR3ACB02
B17	DDR3ADQS4N
B18	DDR3AD45
B19	DDR3ADQS5P
B20	DDR3AD49
B21	DDR3ADQS6N
B22	DDR3AD61
B23	DDR3ADQS7N
B24	RSV004
B25	DDR3ACLKP
B26	SPI0CLK
B27	SPI1SCS0
B28	SPI2SCS0
B29	GPIO04
B29	BOOTMODE03†
B30	GPIO01
B30	BOOTMODE00†
B31	GPIO15
B31	BOOTMODE_RSVD†
B32	GPIO19
B32	EMU21†
B33	GPIO24
B33	EMU26†

**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 3 of 38)**

Ball Number	Signal Name
B34	GPIO31
B34	EMU33†
B35	GPIO23
B35	EMU25†
B36	GPIO30
B36	EMU32†
B37	ARMCLKN
B38	VSS
B39	VSS
C1	VSS
C2	DDR3ADQM0
C3	DDR3ADQS1N
C4	VSS
C5	DDR3AD22
C6	VSS
C7	DDR3AD24
C8	VSS
C9	DDR3AA06
C10	VSS
C11	DDR3ABA1
C12	VSS
C13	DDR3ACA5
C14	VSS
C15	DDR3ACB01
C16	VSS
C17	DDR3ADQM4
C18	VSS
C19	DDR3AD40
C20	VSS
C21	DDR3AD52
C22	VSS
C23	DDR3AD56
C24	VSS
C25	SPI0SCS1
C26	VSS
C27	SPI1SCS1
C28	SPI1CLK
C29	VSS
C30	GPIO07
C30	BOOTMODE06†
C31	GPIO18
C31	EMU20†

**Table 5-5 Terminal Functions  
 — By Ball Number  
 (Part 4 of 38)**

Ball Number	Signal Name
C32	VSS
C33	GPIO28
C33	EMU30†
C34	GPIO29
C34	EMU31†
C35	EMIFA08
C36	EMIFA20
C37	ARMCLKP
C38	RSV010
C39	VSS
D1	DDR3ADQS0N
D2	DDR3AD07
D3	DDR3AD14
D4	DDR3AD15
D5	DDR3AD18
D6	DDR3AD21
D7	DDR3AD31
D8	DDR3AA09
D9	DDR3AA07
D10	DDR3AA15
D11	DDR3ACE0
D12	RSV027
D13	RSV028
D14	DDR3ACB06
D15	DDR3ACB04
D16	DDR3AD36
D17	DDR3AD37
D18	DDR3AD46
D19	DDR3AD41
D20	DDR3AD50
D21	DDR3ADQM6
D22	DDR3AD63
D23	DDR3AD58
D24	CORESEL2
D25	SPI2CLK
D26	SPI0SCS3
D27	SPI1SCS2
D28	SPI2SCS1
D29	GPIO02
D29	BOOTMODE01†
D30	GPIO06
D30	BOOTMODE05†

**Table 5-5 Terminal Functions  
 — By Ball Number  
 (Part 5 of 38)**

Ball Number	Signal Name
D31	GPIO22
D31	EMU24†
D32	GPIO27
D32	EMU29†
D33	GPIO21
D33	EMU23†
D34	VSS
D35	EMIFA11
D36	EMIFA23
D37	VSS
D38	RSV011
D39	EMIFWAIT1
E1	DDR3ADQS0P
E2	DDR3AD05
E3	VSS
E4	DDR3AD08
E5	VSS
E6	DDR3ADQM3
E7	VSS
E8	DDR3AA00
E9	VSS
E10	DDR3AA12
E11	VSS
E12	DDR3AODT0
E13	VSS
E14	DDR3ADQM8
E15	VSS
E16	DDR3AD32
E17	VSS
E18	DDR3AD39
E19	VSS
E20	DDR3AD53
E21	VSS
E22	DDR3AD60
E23	RSV014
E24	CORESEL1
E25	SPI2SCS3
E26	SPI0SCS2
E27	SPI1SCS3
E28	VSS
E29	GPIO05
E29	BOOTMODE04†

**Table 5-5 Terminal Functions  
 — By Ball Number  
 (Part 6 of 38)**

Ball Number	Signal Name
E30	GPIO11
E30	BOOTMODE10†
E31	GPIO25
E31	EMU27†
E32	GPIO14
E32	MAINPLLODSEL†
E33	RSV015
E34	EMIFA04
E35	EMIFA13
E36	EMIFCE3
E37	EMIFOE
E38	EMIFWAIT0
E39	EMIFA03
F1	DDR3AD02
F2	DDR3AD06
F3	DDR3ADQM1
F4	DDR3AD09
F5	DDR3AD19
F6	DDR3AD26
F7	DDR3AD25
F8	DDR3AA05
F9	DDR3AA04
F10	DDR3AA10
F11	DDR3ACE1
F12	DDR3AWE
F13	RSV029
F14	DDR3ACB05
F15	DDR3ACB03
F16	DDR3AD34
F17	DDR3AD38
F18	DDR3AD47
F19	DDR3AD43
F20	DDR3AD54
F21	DDR3AD62
F22	DDR3AD59
F23	RSV013
F24	CORESEL0
F25	SPI0SCS0
F26	RSV017
F27	SPI1DIN
F28	SPI2DIN
F29	GPIO00

**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 7 of 38)**

Ball Number	Signal Name
F30	GPIO12
F30	BOOTMODE11†
F31	GPIO10
F31	BOOTMODE09†
F32	RSV016
F33	EMIFRNW
F34	EMIFA00
F35	EMIFA17
F36	EMIFWE
F37	EMIFA01
F38	EMIFA10
F39	EMIFA15
G1	DDR3AD00
G2	DDR3AD03
G3	DDR3AD10
G4	DDR3AD16
G5	DDR3AD20
G6	DDR3AD29
G7	DDR3AD30
G8	DDR3AA02
G9	DDR3AA01
G10	DDR3AA03
G11	DDR3ABA2
G12	DDR3ACKE0
G13	DDR3AODT1
G14	DDR3AVREFSSTL
G15	DDR3ACB07
G16	DDR3AD33
G17	DDR3AD35
G18	DDR3AD42
G19	DDR3AD44
G20	DDR3AD51
G21	DDR3AD55
G22	DDR3AD57
G23	VSS
G24	CORESEL3
G24	ARMAVSSHARED†
G25	VSS
G26	RSV018
G27	VSS
G28	SPI2DOUT
G29	VSS

**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 8 of 38)**

Ball Number	Signal Name
G30	GPIO09
G30	BOOTMODE08†
G31	VSS
G32	EMIFCE1
G33	EMIFCE0
G34	EMIFCE2
G35	VSS
G36	EMIFA02
G37	EMIFA09
G38	EMIFA14
G39	EMIFA19
H1	DDR3AD04
H2	DDR3AD01
H3	DDR3AD13
H4	VSS
H5	DDR3AD17
H6	VSS
H7	DVDD15
H8	VSS
H9	DVDD15
H10	DDR3ARZQ1
H11	DVDD15
H12	VSS
H13	DVDD15
H14	VSS
H15	DVDD15
H16	DDR3ARZQ0
H17	DVDD15
H18	VSS
H19	DVDD15
H20	VSS
H21	DVDD15
H22	DDR3ARZQ2
H23	DVDD15
H24	VSS
H25	DVDD18
H26	VSS
H27	DVDD18
H28	VSS
H29	VSS
H30	VSS
H31	CVDD

**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 9 of 38)**

Ball Number	Signal Name
H32	VSS
H33	EMIFBE1
H34	EMIFBE0
H35	EMIFA06
H36	EMIFA12
H37	VSS
H38	EMIFA22
H39	EMIFD04
J1	VSS
J2	VSS
J3	VSS
J4	VSS
J5	VSS
J6	DVDD15
J7	VSS
J8	DVDD15
J9	VSS
J10	DVDD15
J11	VSS
J12	DVDD15
J13	VSS
J14	DVDD15
J15	VSS
J16	DVDD15
J17	VSS
J18	DVDD15
J19	VSS
J20	DVDD15
J21	VSS
J22	DVDD15
J23	VSS
J24	VSS
J25	VSS
J26	DVDD18
J27	VSS
J28	DVDD18
J29	VSS
J30	CVDD
J31	VSS
J32	DVDD18
J33	VSS
J34	EMIFA05

# TCI6636K2H

## Multicore DSP+ARM KeyStone II System-on-Chip (SoC)



SPRS835F—October 2013

**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 10 of 38)**

Ball Number	Signal Name
J35	EMIFA18
J36	EMIFA21
J37	EMIFD01
J38	EMIFD05
J39	EMIFD07
K1	UART1CTS
K2	UART0TXD
K3	UART1TXD
K4	UART0RXD
K5	VSS
K6	VSS
K7	DVDD15
K8	VSS
K9	DVDD15
K10	VSS
K11	DVDD15
K12	VSS
K13	DVDD15
K14	VSS
K15	DVDD15
K16	VSS
K17	DVDD15
K18	VSS
K19	DVDD15
K20	VSS
K21	DVDD15
K22	VSS
K23	DVDD15
K24	VSS
K25	DVDD18
K26	VSS
K27	DVDD18
K28	VSS
K29	CVDD
K30	VSS
K31	DVDD18
K32	VSS
K33	EMIFA07
K34	EMIFA16
K35	VSS
K36	EMIFD10
K37	EMIFD06

**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 11 of 38)**

Ball Number	Signal Name
K38	EMIFD09
K39	EMIFD08
L1	UART0CTS
L2	UART1RXD
L3	USBD0RVBUS
L4	UART0RTS
L5	VSS
L6	CVDD
L7	VSS
L8	DVDD15
L9	VSS
L10	DVDD15
L11	VSS
L12	DVDD15
L13	VSS
L14	DVDD15
L15	VSS
L16	DVDD15
L17	VSS
L18	DVDD15
L19	VSS
L20	DVDD15
L21	VSS
L22	VPP
L23	VSS
L24	DVDD18
L25	VSS
L26	DVDD18
L27	VSS
L28	CVDD
L29	VSS
L30	DVDD18
L31	VSS
L32	DVDD15
L33	EMIFD02
L34	EMIFD03
L35	EMIFD12
L36	EMIFD11
L37	VSS
L38	DDR3BD00
L39	DDR3BD03
M1	TIMI1

**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 12 of 38)**

Ball Number	Signal Name
M1	AVSIFSEL1†
M2	TIMIO
M2	AVSIFSEL0†
M3	TIMO0
M4	TIMO1
M5	UART1RTS
M6	VSS
M7	CVDD
M8	VSS
M9	CVDD
M10	VSS
M11	DVDD15
M12	VSS
M13	AVDDA7
M14	VSS
M15	AVDDA8
M16	VSS
M17	DVDD15
M18	AVDDA9
M19	DVDD15
M20	AVDDA10
M21	VPP
M22	VSS
M23	VNWA3
M24	VSS
M25	CVDD
M26	VSS
M27	CVDD
M28	VSS
M29	DVDD18
M30	VSS
M31	DVDD15
M32	EMIFD00
M33	VSS
M34	EMIFD13
M35	EMIFD15
M36	EMIFD14
M37	DDR3BD02
M38	DDR3BDQ50P
M39	DDR3BDQ50N
N1	SCL0
N2	SDA1

**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 13 of 38)**

Ball Number	Signal Name
N3	SDA2
N4	SCL1
N5	VSS
N6	CVDD
N7	VSS
N8	CVDD
N9	VSS
N10	CVDD
N11	VSS
N12	CVDD
N13	VSS
N14	CVDD
N15	VSS
N16	CVDD
N17	VSS
N18	CVDD
N19	VSS
N20	AVDDA2
N21	VSS
N22	CVDD
N23	VSS
N24	CVDD
N25	VSS
N26	CVDD
N27	VSS
N28	AVDDA3
N29	VSS
N30	DVDD18
N31	VSS
N32	DDR3BD13
N33	DDR3BD04
N34	DDR3BD01
N35	VSS
N36	DDR3BD06
N37	DDR3BD05
N38	DDR3BD07
N39	DDR3BDQM0
P1	RSV001
P2	RSV000
P3	SDA0
P4	SCL2
P5	VSS

**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 14 of 38)**

Ball Number	Signal Name
P6	VSS
P7	CVDD
P8	VSS
P9	CVDD
P10	VSS
P11	AVDDA6
P12	VSS
P13	CVDD
P14	VSS
P15	CVDD
P16	VSS
P17	CVDD
P18	VSS
P19	CVDD
P20	VSS
P21	CVDD
P22	VSS
P23	CVDD
P24	VSS
P25	CVDD
P26	VSS
P27	CVDD
P28	VSS
P29	DVDD15
P30	VSS
P31	DVDD15
P32	DDR3BRZQ1
P33	VSS
P34	DDR3BDQM1
P35	DDR3BD10
P36	DDR3BD15
P37	VSS
P38	DDR3BDQS1N
P39	DDR3BDQS1P
R1	USBID0
R2	VSS
R3	EMU15
R4	EMU17
R5	VSS
R6	DVDD18
R7	VSS
R8	CVDD

**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 15 of 38)**

Ball Number	Signal Name
R9	VSS
R10	CVDD
R11	VSS
R12	CVDD
R13	VSS
R14	CVDD
R15	VSS
R16	CVDD
R17	VSS
R18	CVDD
R19	VSS
R20	CVDD
R21	VSS
R22	CVDDT1
R23	VSS
R24	CVDD
R25	VSS
R26	CVDD
R27	VSS
R28	DVDD15
R29	VSS
R30	DVDD15
R31	VSS
R32	DDR3BD09
R33	DDR3BD14
R34	DDR3BD17
R35	VSS
R36	DDR3BD20
R37	DDR3BD19
R38	DDR3BD12
R39	DDR3BD11
T1	USBVBUS
T2	USBDM
T3	EMU09
T4	EMU13
T5	EMU16
T6	VSS
T7	DVDD18
T8	VSS
T9	CVDD
T10	VSS
T11	CVDD

**TCI6636K2H**  
**Multicore DSP+ARM KeyStone II System-on-Chip (SoC)**



SPRS835F—October 2013

**Table 5-5 Terminal Functions  
 — By Ball Number  
 (Part 16 of 38)**

Ball Number	Signal Name
T12	VSS
T13	CVDD1
T14	VSS
T15	CVDD
T16	VSS
T17	CVDD
T18	VSS
T19	CVDD
T20	VSS
T21	CVDD1
T22	VSS
T23	CVDD
T24	VSS
T25	CVDD
T26	VSS
T27	CVDD
T28	VSS
T29	DVDD15
T30	VSS
T31	DVDD15
T32	DDR3BD08
T33	VSS
T34	DDR3BD16
T35	DDR3BD18
T36	DDR3BD22
T37	VSS
T38	DDR3BDQS2N
T39	DDR3BDQS2P
U1	USBTX0P
U2	USBDP
U3	EMU08
U4	EMU07
U5	EMU12
U6	DVDD18
U7	VSS
U8	CVDD
U9	VSS
U10	CVDD
U11	VSS
U12	CVDD
U13	VSS
U14	CVDD1

**Table 5-5 Terminal Functions  
 — By Ball Number  
 (Part 17 of 38)**

Ball Number	Signal Name
U15	VSS
U16	CVDD1
U17	VSS
U18	CVDD
U19	VSS
U20	CVDD1
U21	VSS
U22	CVDDT1
U23	VSS
U24	CVDD
U25	VSS
U26	CVDD
U27	VSS
U28	DVDD15
U29	VSS
U30	DVDD15
U31	VSS
U32	DDR3BDQM3
U33	DDR3BD29
U34	DDR3BD26
U35	VSS
U36	DDR3BD25
U37	DDR3BD21
U38	DDR3BD23
U39	DDR3BDQM2
V1	USBTX0M
V2	USBCLKM
V3	VSS
V4	EMU06
V5	DVDD18
V6	VSS
V7	DVDD18
V8	VSS
V9	CVDD
V10	VSS
V11	VNWA4
V12	VSS
V13	CVDD1
V14	VSS
V15	CVDD
V16	VSS
V17	CVDD1

**Table 5-5 Terminal Functions  
 — By Ball Number  
 (Part 18 of 38)**

Ball Number	Signal Name
V18	VSS
V19	CVDD
V20	VSS
V21	CVDD1
V22	VSS
V23	CVDD
V24	VSS
V25	CVDD
V26	VSS
V27	CVDD
V28	VSS
V29	DVDD15
V30	VSS
V31	DVDD15
V32	DDR3BD30
V33	VSS
V34	DDR3BA05
V35	DDR3BD24
V36	DDR3BD31
V37	VSS
V38	DDR3BDQS3N
V39	DDR3BDQS3P
W1	USBRX0P
W2	USBCLKP
W3	EMU04
W4	EMU05
W5	VSS
W6	DVDD18
W7	VSS
W8	CVDD
W9	VSS
W10	CVDD
W11	VSS
W12	CVDD
W13	VSS
W14	CVDD
W15	VSS
W16	CVDD1
W17	VSS
W18	CVDD
W19	VSS
W20	CVDD



**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 19 of 38)**

Ball Number	Signal Name
W21	VSS
W22	CVDDT1
W23	VSS
W24	CVDD
W25	VSS
W26	CVDD
W27	VSS
W28	DVDD15
W29	VSS
W30	DVDD15
W31	VSS
W32	DDR3BA02
W33	DDR3BA01
W34	DDR3BA04
W35	VSS
W36	DDR3BA06
W37	DDR3BA07
W38	DDR3BD27
W39	DDR3BD28
Y1	USBRX0M
Y2	VSS
Y3	EMU02
Y4	EMU03
Y5	DVDD18
Y6	VSS
Y7	DVDD18
Y8	VSS
Y9	CVDD
Y10	VSS
Y11	VPTX
Y12	VSS
Y13	VPH
Y14	VSS
Y15	CVDD
Y16	VSS
Y17	CVDD
Y18	VSS
Y19	CVDD
Y20	VSS
Y21	CVDD
Y22	VSS
Y23	CVDD

**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 20 of 38)**

Ball Number	Signal Name
Y24	VSS
Y25	CVDD
Y26	VSS
Y27	CVDD
Y28	AVDDA11
Y29	DVDD15
Y30	VSS
Y31	DVDD15
Y32	DDR3BA09
Y33	VSS
Y34	DDR3BA03
Y35	DDR3BA12
Y36	DDR3BA15
Y37	VSS
Y38	DDR3BA10
Y39	DDR3BA13
AA1	USBRESREF
AA2	EMU00
AA3	EMU11
AA4	EMU18
AA5	VSS
AA6	DVDD18
AA7	VSS
AA8	CVDD
AA9	VSS
AA10	CVDD
AA11	VSS
AA12	VP
AA13	VSS
AA14	DVDD33
AA15	VSS
AA16	CVDD
AA17	VSS
AA18	CVDD
AA19	VSS
AA20	CVDD
AA21	VSS
AA22	CVDD
AA23	VSS
AA24	CVDD
AA25	VSS
AA26	CVDD

**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 21 of 38)**

Ball Number	Signal Name
AA27	VSS
AA28	DVDD15
AA29	VSS
AA30	DVDD15
AA31	DDR3BRZQ0
AA32	DDR3BA00
AA33	DDR3BA08
AA34	DDR3BBA1
AA35	VSS
AA36	DDR3BCET
AA37	DDR3BBA0
AA38	DDR3BA14
AA39	DDR3BA11
AB1	TSCMPOUT
AB2	EMU01
AB3	EMU14
AB4	EMU10
AB5	DVDD18
AB6	VSS
AB7	DVDD18
AB8	VSS
AB9	CVDD
AB10	VSS
AB11	CVDD
AB12	VSS
AB13	VDDUSB
AB14	VSS
AB15	CVDD
AB16	VSS
AB17	CVDD
AB18	VSS
AB19	CVDD
AB20	VSS
AB21	CVDD
AB22	VSS
AB23	CVDD
AB24	VSS
AB25	CVDD
AB26	VSS
AB27	CVDD
AB28	AVDDA12
AB29	DVDD15

**Table 5-5 Terminal Functions  
 — By Ball Number  
 (Part 22 of 38)**

Ball Number	Signal Name
AB30	VSS
AB31	DVDD15
AB32	RSV032
AB33	VSS
AB34	$\overline{\text{DDR3BCE0}}$
AB35	DDR3BBA2
AB36	VSS
AB37	VSS
AB38	DDR3BCKE1
AB39	DDR3BCKE0
AC1	TSPUSHEVT1
AC2	TSPUSHEVT0
AC3	TSSYNCEVT
AC4	EXTFRAMEEVENT
AC5	$\overline{\text{RESETSTAT}}$
AC6	DVDD18
AC7	VSS
AC8	CVDD
AC9	VSS
AC10	CVDD
AC11	VSS
AC12	CVDD
AC13	VSS
AC14	CVDD
AC15	VSS
AC16	CVDD
AC17	VSS
AC18	CVDD1
AC19	VSS
AC20	CVDD
AC21	VSS
AC22	CVDD
AC23	VSS
AC24	CVDD
AC25	VSS
AC26	CVDD
AC27	VSS
AC28	AVDDA13
AC29	VSS
AC30	DVDD15
AC31	DDR3BVREFSSTL
AC32	$\overline{\text{DDR3BRESET}}$

**Table 5-5 Terminal Functions  
 — By Ball Number  
 (Part 23 of 38)**

Ball Number	Signal Name
AC33	DDR3BODT0
AC34	RSV031
AC35	VSS
AC36	$\overline{\text{DDR3BCAS}}$
AC37	$\overline{\text{DDR3BWE}}$
AC38	DDR3BCLKOUTN1
AC39	DDR3BCLKOUTP1
AD1	$\overline{\text{TRST}}$
AD2	$\overline{\text{RESET}}$
AD3	$\overline{\text{RESETFULL}}$
AD4	$\overline{\text{LRESETMIEIN}}$
AD5	$\overline{\text{NMI}}$
AD6	VSS
AD7	DVDD18
AD8	VSS
AD9	CVDD
AD10	VSS
AD11	VNWA2
AD12	VSS
AD13	CVDD
AD14	VSS
AD15	CVDD
AD16	VSS
AD17	CVDD1
AD18	VSS
AD19	CVDD1
AD20	VSS
AD21	CVDD
AD22	VSS
AD23	CVDD
AD24	VSS
AD25	CVDD
AD26	VSS
AD27	CVDD
AD28	AVDDA14
AD29	DVDD15
AD30	VSS
AD31	DVDD15
AD32	$\overline{\text{DDR3BRAS}}$
AD33	VSS
AD34	DDR3BODT1
AD35	RSV030

**Table 5-5 Terminal Functions  
 — By Ball Number  
 (Part 24 of 38)**

Ball Number	Signal Name
AD36	DDR3BCB06
AD37	VSS
AD38	DDR3BCLKOUTP0
AD39	DDR3BCLKOUTN0
AE1	TCK
AE2	TMS
AE3	VSS
AE4	$\overline{\text{LRESET}}$
AE5	HOUT
AE6	DVDD18
AE7	VSS
AE8	CVDD
AE9	VSS
AE10	CVDD
AE11	VSS
AE12	CVDD
AE13	VSS
AE14	CVDD
AE15	VSS
AE16	CVDD
AE17	VSS
AE18	CVDD
AE19	VSS
AE20	CVDD
AE21	VSS
AE22	CVDD
AE23	VSS
AE24	CVDD
AE25	VSS
AE26	CVDD
AE27	VSS
AE28	AVDDA15
AE29	VSS
AE30	DVDD15
AE31	VSS
AE32	DDR3BCB02
AE33	DDR3BCB04
AE34	DDR3BCB07
AE35	VSS
AE36	DDR3BCB05
AE37	DDR3BDQM8
AE38	DDR3BDQS8N

**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 25 of 38)**

Ball Number	Signal Name
AE39	DDR3BDQS8P
AF1	TDO
AF2	HYP1TXPMDAT
AF3	HYP1RXPMCLK
AF4	HYP1RXPMDAT
AF5	BOOTCOMPLETE
AF6	VSS
AF7	DVDD18
AF8	VSS
AF9	CVDD
AF10	VSS
AF11	AVDDA1
AF12	VSS
AF13	VDDALV
AF14	VSS
AF15	VDDALV
AF16	VSS
AF17	VDDALV
AF18	VSS
AF19	VDDALV
AF20	VSS
AF21	VDDALV
AF22	VSS
AF23	VDDALV
AF24	VSS
AF25	CVDD
AF26	VSS
AF27	CVDD
AF28	VSS
AF29	DVDD15
AF30	VSS
AF31	DVDD15
AF32	DDR3BCB00
AF33	VSS
AF34	DDR3BCB01
AF35	DDR3BCB03
AF36	DDR3BD33
AF37	VSS
AF38	DDR3BDQS4P
AF39	DDR3BDQS4N
AG1	TDI
AG2	HYP1RXFLDAT

**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 26 of 38)**

Ball Number	Signal Name
AG3	HYP0RXPMDAT
AG4	VSS
AG5	HYP0TXFLDAT
AG6	DVDD18
AG7	VSS
AG8	CVDD
AG9	VSS
AG10	CVDD
AG11	VSS
AG12	VDDALV
AG13	VSS
AG14	VDDALV
AG15	VSS
AG16	VDDALV
AG17	VSS
AG18	VDDALV
AG19	VSS
AG20	VDDALV
AG21	VSS
AG22	VDDALV
AG23	VSS
AG24	VNWA1
AG25	VSS
AG26	AVDDA5
AG27	VSS
AG28	CVDD
AG29	VSS
AG30	DVDD15
AG31	VSS
AG32	DDR3BD39
AG33	DDR3BDQM4
AG34	DDR3BD35
AG35	VSS
AG36	DDR3BD36
AG37	DDR3BD32
AG38	DDR3BD34
AG39	DDR3BDQM5
AH1	HYP1TXPMCLK
AH2	HYP1TXFLDAT
AH3	HYP1TXFLCLK
AH4	HYP1RXFLCLK
AH5	HYP0TXPMCLK

**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 27 of 38)**

Ball Number	Signal Name
AH6	VSS
AH7	VSS
AH8	VSS
AH9	CVDD
AH10	VSS
AH11	VDDALV
AH12	VSS
AH13	VDDALV
AH14	VSS
AH15	VDDALV
AH16	VSS
AH17	VDDALV
AH18	VSS
AH19	VDDALV
AH20	VSS
AH21	VDDALV
AH22	VSS
AH23	VDDALV
AH24	VSS
AH25	VDDALV
AH26	VSS
AH27	CVDD
AH28	VSS
AH29	AVDDA4
AH30	VSS
AH31	DVDD15
AH32	DDR3BD40
AH33	VSS
AH34	DDR3BD37
AH35	DDR3BD38
AH36	DDR3BD42
AH37	VSS
AH38	DDR3BD46
AH39	DDR3BD45
AJ1	HYP0TXPMDAT
AJ2	HYP0RXPMCLK
AJ3	HYP0TXFLCLK
AJ4	HYP0RXFLDAT
AJ5	HYP0RXFLCLK
AJ6	VSS
AJ7	VSS
AJ8	CVDD

# TCI6636K2H

## Multicore DSP+ARM KeyStone II System-on-Chip (SoC)



SPRS835F—October 2013

**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 28 of 38)**

Ball Number	Signal Name
AJ9	VSS
AJ10	CVDD
AJ11	VSS
AJ12	VDDALV
AJ13	VSS
AJ14	VDDALV
AJ15	VSS
AJ16	VDDALV
AJ17	VSS
AJ18	VDDALV
AJ19	VSS
AJ20	VDDALV
AJ21	VSS
AJ22	VDDALV
AJ23	VSS
AJ24	VDDALV
AJ25	VSS
AJ26	DVDD18
AJ27	VSS
AJ28	CVDD
AJ29	VSS
AJ30	DVDD15
AJ31	VSS
AJ32	VSS
AJ33	DDR3BD41
AJ34	DDR3BD43
AJ35	VSS
AJ36	DDR3BD44
AJ37	DDR3BD47
AJ38	DDR3BDQS5N
AJ39	DDR3BDQS5P
AK1	SYSCLKOUT
AK2	VSS
AK3	SYSCLKN
AK4	$\overline{\text{POR}}$
AK5	RSV012
AK6	VSS
AK7	CVDD
AK8	VSS
AK9	CVDD
AK10	VSS
AK11	VDDAHV

**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 29 of 38)**

Ball Number	Signal Name
AK12	VSS
AK13	VDDAHV
AK14	VSS
AK15	VDDAHV
AK16	VSS
AK17	VDDAHV
AK18	VSS
AK19	VDDAHV
AK20	VSS
AK21	VDDAHV
AK22	VSS
AK23	VDDAHV
AK24	VSS
AK25	VDDAHV
AK26	VSS
AK27	DVDD18
AK28	VSS
AK29	CVDD
AK30	VSS
AK31	DVDD15
AK32	DDR3BRZQ2
AK33	VSS
AK34	DDR3BDQM6
AK35	DDR3BD51
AK36	DDR3BD50
AK37	VSS
AK38	DDR3BD49
AK39	DDR3BD48
AL1	TSREFCLKN
AL2	ALTCORECLKN
AL3	SYSCLKP
AL4	CORECLKSEL
AL5	VSS
AL6	CVDD
AL7	VSS
AL8	CVDD
AL9	VSS
AL10	VDDAHV
AL11	VSS
AL12	VDDAHV
AL13	VSS
AL14	VDDAHV

**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 30 of 38)**

Ball Number	Signal Name
AL15	VSS
AL16	VDDAHV
AL17	VSS
AL18	VDDAHV
AL19	VSS
AL20	VDDAHV
AL21	VSS
AL22	VDDAHV
AL23	VSS
AL24	VDDAHV
AL25	VSS
AL26	DVDD18
AL27	VSS
AL28	DVDD18
AL29	VSS
AL30	CVDD
AL31	VSS
AL32	DVDD15
AL33	DDR3BD55
AL34	DDR3BD52
AL35	VSS
AL36	DDR3BD53
AL37	DDR3BD54
AL38	DDR3BDQS6N
AL39	DDR3BDQS6P
AM1	TSREFCLKP
AM2	ALTCORECLKP
AM3	VSS
AM4	RSV003
AM5	CVDD
AM6	HYP1REFRES
AM7	RSV020
AM8	VSS
AM9	HYP0REFRES
AM10	VSS
AM11	AIFREFRES1
AM12	VSS
AM13	VSS
AM14	RSV025
AM15	AIFREFRES0
AM16	RSV024
AM17	VSS

**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 31 of 38)**

Ball Number	Signal Name
AM18	VSS
AM19	RSV069
AM20	VSS
AM21	RIOREFRES
AM22	VSS
AM23	RSV021
AM24	SGMIREFRES
AM25	RSV023
AM26	PCIEREFRES
AM27	DVDD18
AM28	RSV022
AM29	DVDD18
AM30	RADSYNC
AM31	CVDD
AM32	VSS
AM33	VSS
AM34	DDR3BD59
AM35	DDR3BD60
AM36	DDR3BD62
AM37	VSS
AM38	DDR3BD61
AM39	DDR3BDQM7
AN1	TSRXCLKOUT0P
AN2	VSS
AN3	TSRXCLKOUT1P
AN4	RSV002
AN5	VSS
AN6	VSS
AN7	VSS
AN8	VSS
AN9	VSS
AN10	RSV019
AN11	VSS
AN12	VSS
AN13	VSS
AN14	VSS
AN15	VSS
AN16	RSV068
AN17	VSS
AN18	VSS
AN19	RSV026
AN20	VSS

**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 32 of 38)**

Ball Number	Signal Name
AN21	VSS
AN22	VSS
AN23	VSS
AN24	VSS
AN25	VSS
AN26	VSS
AN27	VSS
AN28	VSS
AN29	VSS
AN30	PACLKSEL
AN31	VSS
AN32	USIMCLK
AN33	DDR3BD58
AN34	DDR3BD56
AN35	VSS
AN36	DDR3BD57
AN37	DDR3BD63
AN38	DDR3BDQS7P
AN39	DDR3BDQS7N
AP1	TSRXCLKOUT0N
AP2	RP1CLKN
AP3	TSRXCLKOUT1N
AP4	VSS
AP5	HYP1TXN1
AP6	HYP1TXP1
AP7	VSS
AP8	HYP0TXN2
AP9	HYP0TXP2
AP10	VSS
AP11	HYP0TXN0
AP12	HYP0TXP0
AP13	VSS
AP14	AIFTXN3
AP15	AIFTXP3
AP16	VSS
AP17	AIFTXN0
AP18	AIFTXP0
AP19	VSS
AP20	VSS
AP21	VSS
AP22	RIOTXN2
AP23	RIOTXP2

**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 33 of 38)**

Ball Number	Signal Name
AP24	VSS
AP25	SGMI3TXN
AP26	SGMI3TXP
AP27	VSS
AP28	VSS
AP29	VSS
AP30	VSS
AP31	MDCLK
AP32	USIMRST
AP33	USIMIO
AP34	PHYSYNC
AP35	VD
AP36	VCL
AP37	VSS
AP38	RSV006
AP39	RSV007
AR1	RP1FBP
AR2	RP1CLKP
AR3	VSS
AR4	HYP1TXN2
AR5	HYP1TXP2
AR6	VSS
AR7	HYP0TXN3
AR8	HYP0TXP3
AR9	VSS
AR10	HYP0TXN1
AR11	HYP0TXP1
AR12	VSS
AR13	AIFTXN4
AR14	AIFTXP4
AR15	VSS
AR16	AIFTXN1
AR17	AIFTXP1
AR18	VSS
AR19	RSV067
AR20	RSV066
AR21	VSS
AR22	VSS
AR23	RIOTXN1
AR24	RIOTXP1
AR25	VSS
AR26	SGMI2TXN

**TCI6636K2H**  
**Multicore DSP+ARM KeyStone II System-on-Chip (SoC)**



SPRS835F—October 2013

**Table 5-5 Terminal Functions  
 — By Ball Number  
 (Part 34 of 38)**

Ball Number	Signal Name
AR27	SGMII2TXP
AR28	VSS
AR29	PCIETXN1
AR30	PCIETXP1
AR31	VSS
AR32	MDIO
AR33	VSS
AR34	RSV073
AR35	VCNTL5
AR36	VCNTL2
AR37	VCNTL1
AR38	DDR3BCLKP
AR39	DDR3BCLKN
AT1	RP1FBN
AT2	VSS
AT3	HYP1TXN3
AT4	HYP1TXP3
AT5	VSS
AT6	HYP1TXN0
AT7	HYP1TXP0
AT8	VSS
AT9	HYP0CLKP
AT10	HYP0CLKN
AT11	VSS
AT12	AIFTXN5
AT13	AIFTXP5
AT14	VSS
AT15	AIFTXN2
AT16	AIFTXP2
AT17	VSS
AT18	RSV063
AT19	RSV062
AT20	VSS
AT21	RIOTXN3
AT22	RIOTXP3
AT23	VSS
AT24	RIOTXN0
AT25	RIOTXP0
AT26	VSS
AT27	SGMII1TXN
AT28	SGMII1TXP
AT29	VSS

**Table 5-5 Terminal Functions  
 — By Ball Number  
 (Part 35 of 38)**

Ball Number	Signal Name
AT30	PCIETXN0
AT31	PCIETXP0
AT32	VSS
AT33	RSV072
AT34	RSV009
AT35	RSV075
AT36	VSS
AT37	RSV074
AT38	VCNTL3
AT39	VCNTL0
AU1	VSS
AU2	VSS
AU3	VSS
AU4	HYP1RXN2
AU5	HYP1RXP2
AU6	VSS
AU7	HYP1RXN0
AU8	HYP1RXP0
AU9	VSS
AU10	HYP0RXN1
AU11	HYP0RXP1
AU12	VSS
AU13	AIFRXN4
AU14	AIFRXP4
AU15	VSS
AU16	AIFRXN1
AU17	AIFRXP1
AU18	VSS
AU19	RSV070
AU20	RSV071
AU21	VSS
AU22	RIORXN1
AU23	RIORXP1
AU24	VSS
AU25	SGMII2RXN
AU26	SGMII2RXP
AU27	VSS
AU28	SGMII0TXN
AU29	SGMII0TXP
AU30	VSS
AU31	PCIERXN0
AU32	PCIERXP0

**Table 5-5 Terminal Functions  
 — By Ball Number  
 (Part 36 of 38)**

Ball Number	Signal Name
AU33	VSS
AU34	RSV008
AU35	RSV080
AU36	RSV076
AU37	RSV078
AU38	VCNTL4
AU39	VSS
AV1	VSS
AV2	VSS
AV3	HYP1RXN3
AV4	HYP1RXP3
AV5	VSS
AV6	HYP1RXN1
AV7	HYP1RXP1
AV8	VSS
AV9	HYP0RXN2
AV10	HYP0RXP2
AV11	VSS
AV12	AIFRXN5
AV13	AIFRXP5
AV14	VSS
AV15	AIFRXN2
AV16	AIFRXP2
AV17	VSS
AV18	RSV061
AV19	RSV060
AV20	VSS
AV21	RIORXN3
AV22	RIORXP3
AV23	VSS
AV24	RIORXN0
AV25	RIORXP0
AV26	VSS
AV27	SGMII1RXN
AV28	SGMII1RXP
AV29	VSS
AV30	PCIERXN1
AV31	PCIERXP1
AV32	VSS
AV33	PASSCLKP
AV34	PASSCLKN
AV35	VSS

**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 37 of 38)**

Ball Number	Signal Name
AV36	RSV079
AV37	RSV077
AV38	VSS
AV39	VSS
AW1	(nopin)
AW2	VSS
AW3	VSS
AW4	HYP1CLKP
AW5	HYP1CLKN
AW6	VSS
AW7	HYP0RXN3
AW8	HYP0RXP3
AW9	VSS
AW10	HYP0RXN0
AW11	HYP0RXP0
AW12	VSS
AW13	AIFRXN3
AW14	AIFRXP3
AW15	VSS
AW16	AIFRXN0
AW17	AIFRXP0
AW18	VSS
AW19	RSV065
AW20	RSV064
AW21	VSS
AW22	RIORXN2
AW23	RIORXP2
AW24	VSS
AW25	SGMII3RXN
AW26	SGMII3RXP
AW27	VSS
AW28	SGMII0RXN
AW29	SGMII0RXP
AW30	VSS
AW31	PCIECLKP
AW32	PCIECLKN
AW33	VSS
AW34	SRIOSGMIICLKP
AW35	SRIOSGMIICLKN
AW36	RSV081
AW37	VSS

**Table 5-5 Terminal Functions  
— By Ball Number  
(Part 38 of 38)**

Ball Number	Signal Name
AW38	VSS
AW39	(nopin)
<b>End of Table 5-5</b>	

## 5.4 Pullup/Pulldown Resistors

Proper board design should ensure that input pins to the device always be at a valid logic level and not floating. This may be achieved via pullup/pulldown resistors. The device features internal pullup (IPU) and internal pulldown (IPD) resistors on most pins to eliminate the need, unless otherwise noted, for external pullup/pulldown resistors.

An external pullup/pulldown resistor needs to be used in the following situations:

- **Device Configuration Pins:** If the pin is both routed out and are not driven (in Hi-Z state), an external pullup/pulldown resistor must be used, even if the IPU/IPD matches the desired value/state.
- **Other Input Pins:** If the IPU/IPD does not match the desired value/state, use an external pullup/pulldown resistor to pull the signal to the opposite rail.

For the device configuration pins (listed in [Table 8-29](#)), if they are both routed out and are not driven (in Hi-Z state), it is strongly recommended that an external pullup/pulldown resistor be implemented. Although, internal pullup/pulldown resistors exist on these pins and they may match the desired configuration value, providing external connectivity can help ensure that valid logic levels are latched on these device configuration pins. In addition, applying external pullup/pulldown resistors on the device configuration pins adds convenience to the user in debugging and flexibility in switching operating modes.

Tips for choosing an external pullup/pulldown resistor:

- Consider the total amount of current that may pass through the pullup or pulldown resistor. Be sure to include the leakage currents of all the devices connected to the net, as well as any internal pullup or pulldown resistors.
- Decide a target value for the net. For a pulldown resistor, this should be below the lowest  $V_{IL}$  level of all inputs connected to the net. For a pullup resistor, this should be above the highest  $V_{IH}$  level of all inputs on the net. A reasonable choice would be to target the  $V_{OL}$  or  $V_{OH}$  levels for the logic family of the limiting device; which, by definition, have margin to the  $V_{IL}$  and  $V_{IH}$  levels.
- Select a pullup/pulldown resistor with the largest possible value that still ensures that the net will reach the target pulled value when maximum current from all devices on the net is flowing through the resistor. The current to be considered includes leakage current plus, any other internal and external pullup/pulldown resistors on the net.
- For bidirectional nets, there is an additional consideration that sets a lower limit on the resistance value of the external resistor. Verify that the resistance is small enough that the weakest output buffer can drive the net to the opposite logic level (including margin).
- Remember to include tolerances when selecting the resistor value.
- For pullup resistors, also remember to include tolerances on the DVDD rail.

For most systems:

- A 1-k $\Omega$  resistor can be used to oppose the IPU/IPD while meeting the above criteria. Users should confirm this resistor value is correct for their specific application.
- A 20-k $\Omega$  resistor can be used to compliment the IPU/IPD on the device configuration pins while meeting the above criteria. Users should confirm this resistor value is correct for their specific application.

For more detailed information on input current ( $I_I$ ), and the low-level/high-level input voltages ( $V_{IL}$  and  $V_{IH}$ ) for the TCI6636K2H device, see Section 9.3 “[Electrical Characteristics](#)” on page 268. To determine which pins on the device include internal pullup/pulldown resistors, see Table 5-3 “[Terminal Functions — Power and Ground](#)” on page 57.



## 6 Memory, Interrupts, and EDMA for TCI6636K2H

### 6.1 Memory Map Summary

The following table shows the memory map address ranges of the device.

**Table 6-1 Device Memory Map Summary for TCI6636K2H (Part 1 of 12)**

Physical 40 bit Address		Bytes	ARM View	DSP View	SOC View
Start	End				
00 0000 0000	00 0003 FFFF	256K	ARM ROM	Reserved	ARM ROM
00 0004 0000	00 007F FFFF	8M-256K	Reserved	Reserved	Reserved
00 0080 0000	00 008F FFFF	1M	Reserved	L2 SRAM	L2 SRAM
00 0090 0000	00 00DF FFFF	5M	Reserved	Reserved	Reserved
00 00E0 0000	00 00E0 7FFF	32K	Reserved	L1P SRAM	L1P SRAM
00 00E0 8000	00 00EF FFFF	1M-32K	Reserved	Reserved	Reserved
00 00F0 0000	00 00F0 7FFF	32K	Reserved	L1D SRAM	L1D SRAM
00 00F0 8000	00 00FF FFFF	1M-32K	Reserved	Reserved	Reserved
00 0100 0000	00 0100 FFFF	64K	ARM AXI2VBUSM Master Registers	C66x CorePac registers	C66x CorePac registers
00 0101 0000	00 010F FFFF	1M-64K	Reserved	C66x CorePac registers	C66x CorePac registers
00 0110 0000	00 0110 FFFF	64K	ARM STM Stimulus Ports	C66x CorePac registers	C66x CorePac registers
00 0111 0000	00 01BF FFFF	11M-64K	Reserved	C66x CorePac registers	C66x CorePac registers
00 01C0 0000	00 01CF FFFF	1M	Reserved	Reserved	Reserved
00 01D0 0000	00 01D0 007F	128	Tracer_MSMC0_CFG	Tracer_MSMC0_CFG	Tracer_MSMC0_CFG
00 01D0 0080	00 01D0 7FFF	32K-128	Reserved	Reserved	Reserved
00 01D0 8000	00 01D0 807F	128	Tracer_MSMC1_CFG	Tracer_MSMC1_CFG	Tracer_MSMC1_CFG
00 01D0 8080	00 01D0 FFFF	32K-128	Reserved	Reserved	Reserved
00 01D1 0000	00 01D1 007F	128	Tracer_MSMC2_CFG	Tracer_MSMC2_CFG	Tracer_MSMC2_CFG
00 01D1 0080	00 01D1 7FFF	32K-128	Reserved	Reserved	Reserved
00 01D1 8000	00 01D1 807F	128	Tracer_MSMC3_CFG	Tracer_MSMC3_CFG	Tracer_MSMC3_CFG
00 01D1 8080	00 01D1 FFFF	32K-128	Reserved	Reserved	Reserved
00 01D2 0000	00 01D2 007F	128	Tracer_QM_M_CFG	Tracer_QM_M_CFG	Tracer_QM_M_CFG
00 01D2 0080	00 01D2 7FFF	32K-128	Reserved	Reserved	Reserved
00 01D2 8000	00 01D2 807F	128	Tracer_DDR3A_CFG	Tracer_DDR3A_CFG	Tracer_DDR3A_CFG
00 01D2 8080	00 01D2 FFFF	32K-128	Reserved	Reserved	Reserved
00 01D3 0000	00 01D3 007F	128	Tracer_SM_CFG	Tracer_SM_CFG	Tracer_SM_CFG
00 01D3 0080	00 01D3 7FFF	32K-128	Reserved	Reserved	Reserved
00 01D3 8000	00 01D3 807F	128	Tracer_QM_CFG1_CFG	Tracer_QM_CFG1_CFG	Tracer_QM_CFG1_CFG
00 01D3 8080	00 01D3 FFFF	32K-128	Reserved	Reserved	Reserved
00 01D4 0000	00 01D4 007F	128	Tracer_CFG_CFG	Tracer_CFG_CFG	Tracer_CFG_CFG
00 01D4 0080	00 01D4 7FFF	32K-128	Reserved	Reserved	Reserved
00 01D4 8000	00 01D4 807F	128	Tracer_L2_0_CFG	Tracer_L2_0_CFG	Tracer_L2_0_CFG
00 01D4 8080	00 01D4 FFFF	32K-128	Reserved	Reserved	Reserved
00 01D5 0000	00 01D5 007F	128	Tracer_L2_1_CFG	Tracer_L2_1_CFG	Tracer_L2_1_CFG
00 01D5 0080	00 01D5 7FFF	32K-128	Reserved	Reserved	Reserved
00 01D5 8000	00 01D5 807F	128	Tracer_L2_2_CFG	Tracer_L2_2_CFG	Tracer_L2_2_CFG
00 01D5 8080	00 01D5 FFFF	32K-128	Reserved	Reserved	Reserved
00 01D6 0000	00 01D6 007F	128	Tracer_L2_3_CFG	Tracer_L2_3_CFG	Tracer_L2_3_CFG

**Table 6-1 Device Memory Map Summary for TCI6636K2H (Part 2 of 12)**

Physical 40 bit Address		Bytes	ARM View	DSP View	SOC View
Start	End				
00 01D6 0080	00 01D6 7FFF	32K-128	Reserved	Reserved	Reserved
00 01D6 8000	00 01D6 807F	128	Tracer_L2_4_CFG	Tracer_L2_4_CFG	Tracer_L2_4_CFG
00 01D6 8080	00 01D6 FFFF	32K-128	Reserved	Reserved	Reserved
00 01D7 0000	00 01D7 007F	128	Tracer_L2_5_CFG	Tracer_L2_5_CFG	Tracer_L2_5_CFG
00 01D7 0080	00 01D7 7FFF	32K-128	Reserved	Reserved	Reserved
00 01D7 8000	00 01D7 807F	128	Tracer_L2_6_CFG	Tracer_L2_6_CFG	Tracer_L2_6_CFG
00 01D7 8080	00 01D7 FFFF	32K-128	Reserved	Reserved	Reserved
00 01D8 0000	00 01D8 007F	128	Tracer_L2_7_CFG	Tracer_L2_7_CFG	Tracer_L2_7_CFG
00 01D8 0080	00 01D8 7FFF	32K-128	Reserved	Reserved	Reserved
00 01D8 8000	00 01D8 807F	128	Tracer_RAC_FEI_CFG	Tracer_RAC_FEI_CFG	Tracer_RAC_FEI_CFG
00 01D8 8080	00 01D8 8FFF	32K-128	Reserved	Reserved	Reserved
00 01D9 0000	00 01D9 007F	128	Tracer_RAC_CFG1_CFG	Tracer_RAC_CFG1_CFG	Tracer_RAC_CFG1_CFG
00 01D9 0080	00 01D9 7FFF	32K-128	Reserved	Reserved	Reserved
00 01D9 8000	00 01D9 807F	128	Tracer_TAC_BE_CFG	Tracer_TAC_BE_CFG	Tracer_TAC_BE_CFG
00 01D9 8080	00 01D9 FFFF	32K-128	Reserved	Reserved	Reserved
00 01DA 0000	00 01DA 007F	128	Tracer_QM_CFG2_CFG	Tracer_QM_CFG2_CFG	Tracer_QM_CFG2_CFG
00 01DA 0080	00 01DA 7FFF	32K-128	Reserved	Reserved	Reserved
00 01DA 8000	00 01DA 807F	128	Tracer_RAC_CFG2_CFG	Tracer_RAC_CFG2_CFG	Tracer_RAC_CFG2_CFG
00 01DA 8080	00 01DA FFFF	32K-128	Reserved	Reserved	Reserved
00 01DB 0000	00 01DB 007F	128	Tracer_DDR3B_CFG	Tracer_DDR3B_CFG	Tracer_DDR3B_CFG
00 01DB 0080	00 01DB 7FFF	32K-128	Reserved	Reserved	Reserved
00 01DB 8000	00 01DB 807F	128	Tracer_BCR_CFG_CFG	Tracer_BCR_CFG_CFG	Tracer_BCR_CFG_CFG
00 01DB 8080	00 01DB 8FFF	32K-128	Reserved	Reserved	Reserved
00 01DC 0000	00 01DC 007F	128	Tracer_TPCC0_4_CFG	Tracer_TPCC0_4_CFG	Tracer_TPCC0_4_CFG
00 01DC 0080	00 01DC 7FFF	32K-128	Reserved	Reserved	Reserved
00 01DC 8000	00 01DC 807F	128	Tracer_TPCC1_2_3_CFG	Tracer_TPCC1_2_3_CFG	Tracer_TPCC1_2_3_CFG
00 01DC 8080	00 01DC FFFF	32K-128	Reserved	Reserved	Reserved
00 01DD 0000	00 01DD 007F	128	Tracer_INTC_CFG	Tracer_INTC_CFG	Tracer_INTC_CFG
00 01DD 0080	00 01DD 7FFF	32K-128	Reserved	Reserved	Reserved
00 01DD 8000	00 01DD 807F	128	Tracer_MSMC4_CFG	Tracer_MSMC4_CFG	Tracer_MSMC4_CFG
00 01DD 8080	00 01DD FFFF	32K-128	Reserved	Reserved	Reserved
00 01DE 0000	00 01DE 007F	128	Tracer_MSMC5_CFG	Tracer_MSMC5_CFG	Tracer_MSMC5_CFG
00 01DE 0080	00 01DE 03FF	1K-128	Reserved	Reserved	Reserved
00 01DE 0400	00 01DE 047F	128	Tracer_MSMC6_CFG	Tracer_MSMC6_CFG	Tracer_MSMC6_CFG
00 01DD 0480	00 01DD 07FF	1K-128	Reserved	Reserved	Reserved
00 01DE 0800	00 01DE 087F	128	Tracer_MSMC7_CFG	Tracer_MSMC7_CFG	Tracer_MSMC7_CFG
00 01DE 0880	00 01DE 7FFF	30K-128	Reserved	Reserved	Reserved
00 01DE 8000	00 01DE 807F	128	Tracer_SPI_ROM_EMIF16_CFG	Tracer_SPI_ROM_EMIF16_CFG	Tracer_SPI_ROM_EMIF16_CFG
00 01DE 8080	00 01DF FFFF	64K-128	Reserved	Reserved	Reserved
00 01E0 0000	00 01E3 FFFF	256K	Reserved	Reserved	Reserved
00 01E4 0000	00 01E4 3FFF	16K	Reserved	Reserved	Reserved
00 01E4 4000	00 01E7 FFFF	240k	Reserved	Reserved	Reserved

**Table 6-1 Device Memory Map Summary for TCI6636K2H (Part 3 of 12)**

Physical 40 bit Address		Bytes	ARM View	DSP View	SOC View
Start	End				
00 01E8 0000	00 01E8 3FFF	16K	ARM CorePac VBUSP Memory Mapped Registers	ARM CorePac VBUSP Memory Mapped Registers	ARM CorePac VBUSP Memory Mapped Registers
00 01E8 4000	00 01EB FFFF	240k	Reserved	Reserved	Reserved
00 01EC 0000	00 01EF FFFF	256K	Reserved	Reserved	Reserved
00 01F0 0000	00 01F7 FFFF	512K	AIF2 control	AIF2 control	AIF2 control
00 01F8 0000	00 01F8 FFFF	64K	RAC_1 - FEI control	RAC_1 - FEI control	RAC_1 - FEI control
00 01F9 0000	00 01F9 FFFF	64K	RAC_1 - BEI control	RAC_1 - BEI control	RAC_1 - BEI control
00 01FA 0000	00 01FB FFFF	128K	RAC_1 - GCCP 0 control	RAC_1 - GCCP 0 control	RAC_1 - GCCP 0 control
00 01FC 0000	00 01FD FFFF	128K	RAC_1 - GCCP 1 control	RAC_1 - GCCP 1 control	RAC_1 - GCCP 1 control
00 01FE 0000	00 01FF FFFF	128K	Reserved	Reserved	Reserved
00 0200 0000	00 020F FFFF	1M	Network Coprocessor (Packet Accelerator, 1-gigabit Ethernet switch subsystem and Security Accelerator)	Network Coprocessor (Packet Accelerator, 1-gigabit Ethernet switch subsystem and Security Accelerator)	Network Coprocessor (Packet Accelerator, 1-gigabit Ethernet switch subsystem and Security Accelerator)
00 0210 0000	00 0210 FFFF	64K	RAC_0 - FEI control	RAC_0 - FEI control	RAC_0 - FEI control
00 0211 0000	00 0211 FFFF	64K	RAC_0 - BEI control	RAC_0 - BEI control	RAC_0 - BEI control
00 0212 0000	00 0213 FFFF	128K	RAC_0 - GCCP 0 control	RAC_0 - GCCP 0 control	RAC_0 - GCCP 0 control
00 0214 0000	00 0215 FFFF	128K	RAC_0 - GCCP 1 control	RAC_0 - GCCP 1 control	RAC_0 - GCCP 1 control
00 0216 0000	00 0217 FFFF	128K	Reserved	Reserved	Reserved
00 0218 0000	00 0218 7FFF	32k	Reserved	Reserved	Reserved
00 0218 8000	00 0218 FFFF	32k	Reserved	Reserved	Reserved
00 0219 0000	00 0219 FFFF	64k	Reserved	Reserved	Reserved
00 021A 0000	00 021A FFFF	64K	Reserved	Reserved	Reserved
00 021B 0000	00 021B FFFF	64K	Reserved	Reserved	Reserved
00 021C 0000	00 021C 03FF	1K	TCP3d_0	TCP3d_0	TCP3d_0
00 021C 0400	00 021C 3FFF	15K	Reserved	Reserved	Reserved
00 021C 4000	00 021C 43FF	1K	Reserved	Reserved	Reserved
00 021C 4400	00 021C 5FFF	7K	Reserved	Reserved	Reserved
00 021C 6000	00 021C 63FF	1K	Reserved	Reserved	Reserved
00 021C 6400	00 021C 7FFF	7K	Reserved	Reserved	Reserved
00 021C 8000	00 021C 83FF	1K	TCP3d_1	TCP3d_1	TCP3d_1
00 021C 8400	00 021C FFFF	31K	Reserved	Reserved	Reserved
00 021D 0000	00 021D 00FF	256	VCP2_0 configuration	VCP2_0 configuration	VCP2_0 configuration
00 021D 0100	00 021D 3FFF	16K	Reserved	Reserved	Reserved
00 021D 4000	00 021D 40FF	256	VCP2_1 configuration	VCP2_1 configuration	VCP2_1 configuration
00 021D 4100	00 021D 7FFF	16K	Reserved	Reserved	Reserved
00 021D 8000	00 021D 80FF	256	VCP2_2 configuration	VCP2_2 configuration	VCP2_2 configuration
00 021D 8100	00 021D BFFF	16K	Reserved	Reserved	Reserved
00 021D C000	00 021D C0FF	256	VCP2_3 configuration	VCP2_3 configuration	VCP2_3 configuration
00 021D C100	00 021D EFFF	12K-256	Reserved	Reserved	Reserved
00 021D F000	00 021D F07F	128	USIM configuration	USIM configuration	USIM configuration
00 021D F080	00 021D FFFF	4K-128	Reserved	Reserved	Reserved
00 021E 0000	00 021E FFFF	64K	Reserved	Reserved	Reserved
00 021F 0000	00 021F 07FF	2K	FFTC_0 configuration	FFTC_0 configuration	FFTC_0 configuration

# TCI6636K2H

## Multicore DSP+ARM KeyStone II System-on-Chip (SoC)



SPRS835F—October 2013

**Table 6-1 Device Memory Map Summary for TCI6636K2H (Part 4 of 12)**

Physical 40 bit Address		Bytes	ARM View	DSP View	SOC View
Start	End				
00 021F 0800	00 021F 0FFF	2K	Reserved	Reserved	Reserved
00 021F 1000	00 021F 17FF	2K	Reserved	Reserved	Reserved
00 021F 1800	00 021F 3FFF	10K	Reserved	Reserved	Reserved
00 021F 4000	00 021F 47FF	2K	FFTC_1 configuration	FFTC_1 configuration	FFTC_1 configuration
00 021F 4800	00 021F 7FFF	14K	Reserved	Reserved	Reserved
00 021F 8000	00 021F 87FF	2K	FFTC_2 configuration	FFTC_2 configuration	FFTC_2 configuration
00 021F 8800	00 021F BFFF	14K	Reserved	Reserved	Reserved
00 021F C000	00 021F C7FF	2K	FFTC_3 configuration	FFTC_3 configuration	FFTC_3 configuration
00 021F C800	00 021F FFFF	14K	Reserved	Reserved	Reserved
00 0220 0000	00 0220 007F	128	Timer0	Timer0	Timer0
00 0220 0080	00 0220 FFFF	64K-128	Reserved	Reserved	Reserved
00 0221 0000	00 0221 007F	128	Timer1	Timer1	Timer1
00 0221 0080	00 0221 FFFF	64K-128	Reserved	Reserved	Reserved
00 0222 0000	00 0222 007F	128	Timer2	Timer2	Timer2
00 0222 0080	00 0222 FFFF	64K-128	Reserved	Reserved	Reserved
00 0223 0000	00 0223 007F	128	Timer3	Timer3	Timer3
00 0223 0080	00 0223 FFFF	64K-128	Reserved	Reserved	Reserved
00 0224 0000	00 0224 007F	128	Timer4	Timer4	Timer4
00 0224 0080	00 0224 FFFF	64K-128	Reserved	Reserved	Reserved
00 0225 0000	00 0225 007F	128	Timer5	Timer5	Timer5
00 0225 0080	00 0225 FFFF	64K-128	Reserved	Reserved	Reserved
00 0226 0000	00 0226 007F	128	Timer6	Timer6	Timer6
00 0226 0080	00 0226 FFFF	64K-128	Reserved	Reserved	Reserved
00 0227 0000	00 0227 007F	128	Timer7	Timer7	Timer7
00 0227 0080	00 0227 FFFF	64K-128	Reserved	Reserved	Reserved
00 0228 0000	00 0228 007F	128	Timer 8	Timer 8	Timer 8
00 0228 0080	00 0228 FFFF	64K-128	Reserved	Reserved	Reserved
00 0229 0000	00 0229 007F	128	Timer 9	Timer 9	Timer 9
00 0229 0080	00 0229 FFFF	64K-128	Reserved	Reserved	Reserved
00 022A 0000	00 022A 007F	128	Timer 10	Timer 10	Timer 10
00 022A 0080	00 022A FFFF	64K-128	Reserved	Reserved	Reserved
00 022B 0000	00 022B 007F	128	Timer 11	Timer 11	Timer 11
00 022B 0080	00 022B FFFF	64K-128	Reserved	Reserved	Reserved
00 022C 0000	00 022C 007F	128	Timer 12	Timer 12	Timer 12
00 022C 0080	00 022C FFFF	64K-128	Reserved	Reserved	Reserved
00 022D 0000	00 022D 007F	128	Timer 13	Timer 13	Timer 13
00 022D 0080	00 022D FFFF	64K-128	Reserved	Reserved	Reserved
00 022E 0000	00 022E 007F	128	Timer 14	Timer 14	Timer 14
00 022E 0080	00 022E FFFF	64K-128	Reserved	Reserved	Reserved
00 022F 0000	00 022F 007F	128	Timer 15	Timer 15	Timer 15
00 022F 0080	00 022F 00FF	128	Timer 16	Timer 16	Timer 16
00 022F 0100	00 022F 017F	128	Timer 17	Timer 17	Timer 17
00 022F 0180	00 022F 01FF	128	Timer 18	Timer 18	Timer 18

**Table 6-1 Device Memory Map Summary for TCI6636K2H (Part 5 of 12)**

Physical 40 bit Address		Bytes	ARM View	DSP View	SOC View
Start	End				
00 022F 0200	00 022F 027F	128	Timer 19	Timer 19	Timer 19
00 0230 0000	00 0230 FFFF	64K	Reserved	Reserved	Reserved
00 0231 0000	00 0231 01FF	512	PLL Controller	PLL Controller	PLL Controller
00 0231 0200	00 0231 9FFF	40K-512	Reserved	Reserved	Reserved
00 0231 A000	00 0231 BFFF	8K	HyperLink0 SerDes Config	HyperLink0 SerDes Config	HyperLink0 SerDes Config
00 0231 C000	00 0231 DFFF	8K	HyperLink1 SerDes Config	HyperLink1 SerDes Config	HyperLink1 SerDes Config
00 0231 E000	00 0231 FFFF	8K	Reserved	Reserved	Reserved
00 0232 0000	00 0232 3FFF	16K	PCIE SerDes Config	PCIE SerDes Config	PCIE SerDes Config
00 0232 4000	00 0232 5FFF	8K	AIF2 SerDes B4 Config	AIF2 SerDes B4 Config	AIF2 SerDes B4 Config
00 0232 6000	00 0232 7FFF	8K	AIF2 SerDes B8 Config	AIF2 SerDes B8 Config	AIF2 SerDes B8 Config
00 0232 8000	00 0232 8FFF	4K	DDRB PHY Config	DDRB PHY Config	DDRB PHY Config
00 0232 9000	00 0232 9FFF	4K	DDRA PHY Config	DDRA PHY Config	DDRA PHY Config
00 0232 A000	00 0232 BFFF	8K	SGMII SerDes Config	SGMII SerDes Config	SGMII SerDes Config
00 0232 C000	00 0232 DFFF	8K	SRIO SerDes Config	SRIO SerDes Config	SRIO SerDes Config
00 0232 E000	00 0232 EFFF	4K	Reserved	Reserved	Reserved
00 0232 F000	00 0232 FFFF	4K	Reserved	Reserved	Reserved
00 0233 0000	00 0233 03FF	1K	SmartReflex0	SmartReflex0	SmartReflex0
00 0233 0400	00 0233 07FF	1K	SmartReflex1	SmartReflex1	SmartReflex1
00 0233 0400	00 0233 FFFF	62K	Reserved	Reserved	Reserved
00 0234 0000	00 0234 00FF	256	Reserved	Reserved	Reserved
00 0234 0100	00 0234 3FFF	16K	Reserved	Reserved	Reserved
00 0234 4000	00 0234 40FF	256	Reserved	Reserved	Reserved
00 0234 4100	00 0234 7FFF	16K	Reserved	Reserved	Reserved
00 0234 8000	00 0234 80FF	256	Reserved	Reserved	Reserved
00 0234 8100	00 0234 BFFF	16K	Reserved	Reserved	Reserved
00 0234 C000	00 0234 C0FF	256	Reserved	Reserved	Reserved
00 0234 C100	00 0234 FFFF	16K	Reserved	Reserved	Reserved
00 0235 0000	00 0235 0FFF	4K	Power sleep controller (PSC)	Power sleep controller (PSC)	Power sleep controller (PSC)
00 0235 1000	00 0235 FFFF	64K-4K	Reserved	Reserved	Reserved
00 0236 0000	00 0236 03FF	1K	Memory protection unit (MPU) 0	Memory protection unit (MPU) 0	Memory protection unit (MPU) 0
00 0236 0400	00 0236 7FFF	31K	Reserved	Reserved	Reserved
00 0236 8000	00 0236 83FF	1K	Memory protection unit (MPU) 1	Memory protection unit (MPU) 1	Memory protection unit (MPU) 1
00 0236 8400	00 0236 FFFF	31K	Reserved	Reserved	Reserved
00 0237 0000	00 0237 03FF	1K	Memory protection unit (MPU) 2	Memory protection unit (MPU) 2	Memory protection unit (MPU) 2
00 0237 0400	00 0237 7FFF	31K	Reserved	Reserved	Reserved
00 0237 8000	00 0237 83FF	1K	Memory protection unit (MPU) 3	Memory protection unit (MPU) 3	Memory protection unit (MPU) 3
00 0237 8400	00 0237 FFFF	31K	Reserved	Reserved	Reserved
00 0238 0000	00 0238 03FF	1K	Memory protection unit (MPU) 4	Memory protection unit (MPU) 4	Memory protection unit (MPU) 4
00 0238 8000	00 0238 83FF	1K	Memory protection unit (MPU) 5	Memory protection unit (MPU) 5	Memory protection unit (MPU) 5

# TCI6636K2H

## Multicore DSP+ARM KeyStone II System-on-Chip (SoC)



SPRS835F—October 2013

**Table 6-1 Device Memory Map Summary for TCI6636K2H (Part 6 of 12)**

Physical 40 bit Address		Bytes	ARM View	DSP View	SOC View
Start	End				
00 0238 8400	00 0238 87FF	1K	Memory protection unit (MPU) 6	Memory protection unit (MPU) 6	Memory protection unit (MPU) 6
00 0238 8800	00 0238 8BFF	1K	Memory protection unit (MPU) 7	Memory protection unit (MPU) 7	Memory protection unit (MPU) 7
00 0238 8C00	00 0238 8FFF	1K	Memory protection unit (MPU) 8	Memory protection unit (MPU) 8	Memory protection unit (MPU) 8
00 0238 9000	00 0238 93FF	1K	Memory protection unit (MPU) 9	Memory protection unit (MPU) 9	Memory protection unit (MPU) 9
00 0238 9400	00 0238 97FF	1K	Memory protection unit (MPU) 10	Memory protection unit (MPU) 10	Memory protection unit (MPU) 10
00 0238 9800	00 0238 9BFF	1K	Memory protection unit (MPU) 11	Memory protection unit (MPU) 11	Memory protection unit (MPU) 11
00 0238 9C00	00 0238 9FFF	1K	Memory protection unit (MPU) 12	Memory protection unit (MPU) 12	Memory protection unit (MPU) 12
00 0238 A000	00 0238 A3FF	1K	Memory protection unit (MPU) 13	Memory protection unit (MPU) 13	Memory protection unit (MPU) 13
00 0238 A400	00 0238 A7FF	1K	Memory protection unit (MPU) 14	Memory protection unit (MPU) 14	Memory protection unit (MPU) 14
00 0238 A800	00 023F FFFF	471K	Reserved	Reserved	Reserved
00 0240 0000	00 0243 FFFF	256K	Reserved	Reserved	Reserved
00 0244 0000	00 0244 3FFF	16K	DSP trace formatter 0	DSP trace formatter 0	DSP trace formatter 0
00 0244 4000	00 0244 FFFF	48K	Reserved	Reserved	Reserved
00 0245 0000	00 0245 3FFF	16K	DSP trace formatter 1	DSP trace formatter 1	DSP trace formatter 1
00 0245 4000	00 0245 FFFF	48K	Reserved	Reserved	Reserved
00 0246 0000	00 0246 3FFF	16K	DSP trace formatter 2	DSP trace formatter 2	DSP trace formatter 2
00 0246 4000	00 0246 FFFF	48K	Reserved	Reserved	Reserved
00 0247 0000	00 0247 3FFF	16K	DSP trace formatter 3	DSP trace formatter 3	DSP trace formatter 3
00 0247 4000	00 0247 FFFF	48K	Reserved	Reserved	Reserved
00 0248 0000	00 0248 3FFF	16K	DSP trace formatter 4	DSP trace formatter 4	DSP trace formatter 4
00 0248 4000	00 0248 FFFF	48K	Reserved	Reserved	Reserved
00 0249 0000	00 0249 3FFF	16K	DSP trace formatter 5	DSP trace formatter 5	DSP trace formatter 5
00 0249 4000	00 0249 FFFF	48K	Reserved	Reserved	Reserved
00 024A 0000	00 024A 3FFF	16K	DSP trace formatter 6	DSP trace formatter 6	DSP trace formatter 6
00 024A 4000	00 024A FFFF	48K	Reserved	Reserved	Reserved
00 024B 0000	00 024B 3FFF	16K	DSP trace formatter 7	DSP trace formatter 7	DSP trace formatter 7
00 024B 4000	00 024B FFFF	48K	Reserved	Reserved	Reserved
00 024C 0000	00 024C 01FF	512	Reserved	Reserved	Reserved
00 024C 0200	00 024C 03FF	1K-512	Reserved	Reserved	Reserved
00 024C 0400	00 024C 07FF	1K	Reserved	Reserved	Reserved
00 024C 0800	00 024C FFFF	62K	Reserved	Reserved	Reserved
00 024D 0000	00 024F FFFF	192K	Reserved	Reserved	Reserved
00 0250 0000	00 0250 007F	128	Reserved	Reserved	Reserved
00 0250 0080	00 0250 7FFF	32K-128	Reserved	Reserved	Reserved
00 0250 8000	00 0250 FFFF	32K	Reserved	Reserved	Reserved
00 0251 0000	00 0251 FFFF	64K	Reserved	Reserved	Reserved
00 0252 0000	00 0252 03FF	1K	Reserved	Reserved	Reserved

**Table 6-1 Device Memory Map Summary for TCI6636K2H (Part 7 of 12)**

Physical 40 bit Address		Bytes	ARM View	DSP View	SOC View
Start	End				
00 0252 0400	00 0252 FFFF	64K-1K	Reserved	Reserved	Reserved
00 0253 0000	00 0253 007F	128	I <sup>2</sup> C0	I <sup>2</sup> C0	I <sup>2</sup> C0
00 0253 0080	00 0253 03FF	1K-128	Reserved	Reserved	Reserved
00 0253 0400	00 0253 047F	128	I <sup>2</sup> C1	I <sup>2</sup> C1	I <sup>2</sup> C1
00 0253 0480	00 0253 07FF	1K-128	Reserved	Reserved	Reserved
00 0253 0800	00 0253 087F	128	I <sup>2</sup> C2	I <sup>2</sup> C2	I <sup>2</sup> C2
00 0253 0880	00 0253 0BFF	1K-128	Reserved	Reserved	Reserved
00 0253 0C00	00 0253 0C3F	64	UART0	UART0	UART0
00 0253 0C40	00 0253 FFFF	1K-64	Reserved	Reserved	Reserved
00 0253 1000	00 0253 103F	64	UART1	UART1	UART1
00 0253 1040	00 0253 FFFF	60K-64	Reserved	Reserved	Reserved
00 0254 0000	00 0255 FFFF	128K	BCP	BCP	BCP
00 0256 0000	00 0257 FFFF	128K	ARM CorePac INTC (GIC400) Memory Mapped Registers	ARM CorePac INTC (GIC400) Memory Mapped Registers	ARM CorePac INTC (GIC400) Memory Mapped Registers
00 0258 0000	00 025F FFFF	512K	TAC	TAC	TAC
00 0260 0000	00 0260 1FFF	8K	Secondary interrupt controller (INTC) 0	Secondary interrupt controller (INTC) 0	Secondary interrupt controller (INTC) 0
00 0260 2000	00 0260 3FFF	8K	Reserved	Reserved	Reserved
00 0260 4000	00 0260 5FFF	8K	Secondary interrupt controller (INTC) 1	Secondary interrupt controller (INTC) 1	Secondary interrupt controller (INTC) 1
00 0260 6000	00 0260 7FFF	8K	Reserved	Reserved	Reserved
00 0260 8000	00 0260 9FFF	8K	Secondary interrupt controller (INTC) 2	Secondary interrupt controller (INTC) 2	Secondary interrupt controller (INTC) 2
00 0260 A000	00 0260 BEFF	8K-256	Reserved	Reserved	Reserved
00 0260 BF00	00 0260 BFFF	256	GPIO Config	GPIO Config	GPIO Config
00 0260 C000	00 0261 BFFF	64K	Reserved	Reserved	Reserved
00 0261 C000	00 0261 FFFF	16K	Reserved	Reserved	Reserved
00 0262 0000	00 0262 0FFF	4K	BOOTCFG chip-level registers	BOOTCFG chip-level registers	BOOTCFG chip-level registers
00 0262 1000	00 0262 FFFF	60K	Reserved	Reserved	Reserved
00 0263 0000	00 0263 FFFF	64K	USB PHY Config	USB PHY Config	USB PHY Config
00 0264 0000	00 0264 07FF	2K	Semaphore Config	Semaphore Config	Semaphore Config
00 0264 0800	00 0264 FFFF	62K	Reserved	Reserved	Reserved
00 0265 0000	00 0267 FFFF	192K	Reserved	Reserved	Reserved
00 0268 0000	00 0268 FFFF	512K	USB MMR Config	USB MMR Config	USB MMR Config
00 0270 0000	00 0270 7FFF	32K	EDMA channel controller (TPCC) 0	EDMA channel controller (TPCC) 0	EDMA channel controller (TPCC) 0
00 0270 8000	00 0270 FFFF	32K	EDMA channel controller (TPCC) 4	EDMA channel controller (TPCC) 4	EDMA channel controller (TPCC) 4
00 0271 0000	00 0271 FFFF	64K	Reserved	Reserved	Reserved
00 0272 0000	00 0272 7FFF	32K	EDMA channel controller (TPCC) 1	EDMA channel controller (TPCC) 1	EDMA channel controller (TPCC) 1
00 0272 8000	00 0272 FFFF	32K	EDMA channel controller (TPCC) 3	EDMA channel controller (TPCC) 3	EDMA channel controller (TPCC) 3
00 0273 0000	00 0273 FFFF	64K	Reserved	Reserved	Reserved
00 0274 0000	00 0274 7FFF	32K	EDMA channel controller (TPCC) 2	EDMA channel controller (TPCC) 2	EDMA channel controller (TPCC) 2

# TCI6636K2H

## Multicore DSP+ARM KeyStone II System-on-Chip (SoC)



SPRS835F—October 2013

**Table 6-1 Device Memory Map Summary for TCI6636K2H (Part 8 of 12)**

Physical 40 bit Address		Bytes	ARM View	DSP View	SOC View
Start	End				
00 0274 8000	00 0275 FFFF	96K	Reserved	Reserved	Reserved
00 0276 0000	00 0276 03FF	1K	EDMA TPCC0 transfer controller (TPTC) 0	EDMA TPCC0 transfer controller (TPTC) 0	EDMA TPCC0 transfer controller (TPTC) 0
00 0276 0400	00 0276 7FFF	31K	Reserved	Reserved	Reserved
00 0276 8000	00 0276 83FF	1K	EDMA TPCC0 transfer controller (TPTC) 1	EDMA TPCC0 transfer controller (TPTC) 1	EDMA TPCC0 transfer controller (TPTC) 1
00 0276 8400	00 0276 FFFF	31K	Reserved	Reserved	Reserved
00 0277 0000	00 0277 03FF	1K	EDMA TPCC1 transfer controller (TPTC) 0	EDMA TPCC1 transfer controller (TPTC) 0	EDMA TPCC1 transfer controller (TPTC) 0
00 0277 0400	00 0277 7FFF	31K	Reserved	Reserved	Reserved
00 0277 8000	00 0277 83FF	1K	EDMA TPCC1 transfer controller (TPTC) 1	EDMA TPCC1 transfer controller (TPTC) 1	EDMA TPCC1 transfer controller (TPTC) 1
00 0278 0400	00 0277 FFFF	31K	Reserved	Reserved	Reserved
00 0278 0000	00 0278 03FF	1K	EDMA TPCC1 transfer controller (TPTC) 2	EDMA TPCC1 transfer controller (TPTC) 2	EDMA TPCC1 transfer controller (TPTC) 2
00 0278 0400	00 0278 7FFF	31K	Reserved	Reserved	Reserved
00 0278 8000	00 0278 83FF	1K	EDMA TPCC1 transfer controller (TPTC) 3	EDMA TPCC1 transfer controller (TPTC) 3	EDMA TPCC1 transfer controller (TPTC) 3
00 0278 8400	00 0278 FFFF	31K	Reserved	Reserved	Reserved
00 0279 0000	00 0279 03FF	1K	EDMA TPCC2 transfer controller (TPTC) 0	EDMA TPCC2 transfer controller (TPTC) 0	EDMA TPCC2 transfer controller (TPTC) 0
00 0279 0400	00 0279 7FFF	31K	Reserved	Reserved	Reserved
00 0279 8000	00 0279 83FF	1K	EDMA TPCC2 transfer controller (TPTC) 1	EDMA TPCC2 transfer controller (TPTC) 1	EDMA TPCC2 transfer controller (TPTC) 1
00 0279 8400	00 0279 FFFF	31K	Reserved	Reserved	Reserved
00 027A 0000	00 027A 03FF	1K	EDMA TPCC2 transfer controller (TPTC) 2	EDMA TPCC2 transfer controller (TPTC) 2	EDMA TPCC2 transfer controller (TPTC) 2
00 027A 0400	00 027A 7FFF	31K	Reserved	Reserved	Reserved
00 027A 8000	00 027A 83FF	1K	EDMA TPCC2 transfer controller (TPTC) 3	EDMA TPCC2 transfer controller (TPTC) 3	EDMA TPCC2 transfer controller (TPTC) 3
00 027A 8400	00 027A FFFF	31K	Reserved	Reserved	Reserved
00 027B 0000	00 027B 03FF	1K	EDMA TPCC3 transfer controller (TPTC) 0	EDMA TPCC3 transfer controller (TPTC) 0	EDMA TPCC3 transfer controller (TPTC) 0
00 027B 0400	00 027B 7FFF	31K	Reserved	Reserved	Reserved
00 027B 8000	00 027B 83FF	1K	EDMA TPCC3 transfer controller (TPTC) 1	EDMA TPCC3 transfer controller (TPTC) 1	EDMA TPCC3 transfer controller (TPTC) 1
00 027B 8400	00 027B 87FF	1K	EDMA TPCC4 transfer controller (TPTC) 0	EDMA TPCC4 transfer controller (TPTC) 0	EDMA TPCC4 transfer controller (TPTC) 0
00 027B 8800	00 027B 8BFF	1K	EEDMA TPCC4 transfer controller (TPTC) 1	EEDMA TPCC4 transfer controller (TPTC) 1	EEDMA TPCC4 transfer controller (TPTC) 1
00 027B 8C00	00 027B FFFF	29K	Reserved	Reserved	Reserved
00 027C 0000	00 027C 03FF	1K	BCR config	BCR config	BCR config
00 027C 0400	00 027C FFFF	63K	Reserved	Reserved	Reserved
00 027D 0000	00 027D 3FFF	16K	TI embedded trace buffer (TETB) - CorePac0	TI embedded trace buffer (TETB) - CorePac0	TI embedded trace buffer (TETB) - CorePac0
00 027D 4000	00 027D 7FFF	16K	TBR ARM CorePac - Trace buffer - ARM CorePac	TBR ARM CorePac - Trace buffer - ARM CorePac	TBR ARM CorePac - Trace buffer - ARM CorePac
00 027D 8000	00 027D FFFF	32K	Reserved	Reserved	Reserved



**Table 6-1 Device Memory Map Summary for TCI6636K2H (Part 9 of 12)**

Physical 40 bit Address		Bytes	ARM View	DSP View	SOC View
Start	End				
00 027E 0000	00 027E 3FFF	16K	TI embedded trace buffer (TETB) - CorePac1	TI embedded trace buffer (TETB) - CorePac1	TI embedded trace buffer (TETB) - CorePac1
00 027E 4000	00 027E FFFF	48K	Reserved	Reserved	Reserved
00 027F 0000	00 027F 3FFF	16K	TI embedded trace buffer (TETB) - CorePac2	TI embedded trace buffer (TETB) - CorePac2	TI embedded trace buffer (TETB) - CorePac2
00 027F 4000	00 027F FFFF	48K	Reserved	Reserved	Reserved
00 0280 0000	00 0280 3FFF	16K	TI embedded trace buffer (TETB) - CorePac3	TI embedded trace buffer (TETB) - CorePac3	TI embedded trace buffer (TETB) - CorePac3
00 0280 4000	00 0280 FFFF	48K	Reserved	Reserved	Reserved
00 0281 0000	00 0281 3FFF	16K	TI embedded trace buffer (TETB) - CorePac4	TI embedded trace buffer (TETB) - CorePac4	TI embedded trace buffer (TETB) - CorePac4
00 0281 4000	00 0281 FFFF	48K	Reserved	Reserved	Reserved
00 0282 0000	00 0282 3FFF	16K	TI embedded trace buffer (TETB) - CorePac5	TI embedded trace buffer (TETB) - CorePac5	TI embedded trace buffer (TETB) - CorePac5
00 0282 4000	00 0282 FFFF	48K	Reserved	Reserved	Reserved
00 0283 0000	00 0283 3FFF	16K	TI embedded trace buffer (TETB) - CorePac6	TI embedded trace buffer (TETB) - CorePac6	TI embedded trace buffer (TETB) - CorePac6
00 0283 4000	00 0283 FFFF	48K	Reserved	Reserved	Reserved
00 0284 0000	00 0284 3FFF	16K	TI embedded trace buffer (TETB) - CorePac7	TI embedded trace buffer (TETB) - CorePac7	TI embedded trace buffer (TETB) - CorePac7
00 0284 4000	00 0284 FFFF	48K	Reserved	Reserved	Reserved
00 0285 0000	00 0285 7FFF	32K	TBR_SYS-Trace Buffer -System	TBR_SYS-Trace Buffer -System	TBR_SYS-Trace Buffer -System
00 0285 8000	00 0285 FFFF	32K	Reserved	Reserved	Reserved
00 0286 0000	00 028F FFFF	640K	Reserved	Reserved	Reserved
00 0290 0000	00 0293 FFFF	256K	Serial RapidIO configuration (SRIO)	Serial RapidIO configuration (SRIO)	Serial RapidIO configuration (SRIO)
00 0294 0000	00 029F FFFF	768K	Reserved	Reserved	Reserved
00 02A0 0000	00 02AF FFFF	1M	Navigator configuration	Navigator configuration	Navigator configuration
00 02B0 0000	00 02BF FFFF	1M	Navigator linking RAM	Navigator linking RAM	Navigator linking RAM
00 02C0 0000	00 02C0 FFFF	64K	Reserved	Reserved	Reserved
00 02C1 0000	00 02C1 FFFF	64K	Reserved	Reserved	Reserved
00 02C2 0000	00 02C3 FFFF	128K	Reserved	Reserved	Reserved
00 02C4 0000	00 02C5 FFFF	128K	Reserved	Reserved	Reserved
00 02C6 0000	00 02C7 FFFF	128K	Reserved	Reserved	Reserved
00 02C8 0000	00 02C8 FFFF	64K	Reserved	Reserved	Reserved
00 02C9 0000	00 02C9 FFFF	64K	Reserved	Reserved	Reserved
00 02CA 0000	00 02CB FFFF	128K	Reserved	Reserved	Reserved
00 02CC 0000	00 02CD FFFF	128K	Reserved	Reserved	Reserved
00 02CE 0000	00 02EF FFFF	15M-896K	Reserved	Reserved	Reserved
00 02F0 0000	00 02FF FFFF	1M	Reserved	Reserved	Reserved
00 0300 0000	00 030F FFFF	1M	Debug_SS Configuration	Debug_SS Configuration	Debug_SS Configuration
00 0310 0000	00 07FF FFFF	79M	Reserved	Reserved	Reserved
00 0800 0000	00 0801 FFFF	128K	Extended memory controller (XMC) configuration	Extended memory controller (XMC) configuration	Extended memory controller (XMC) configuration
00 0802 0000	00 0BBF FFFF	60M-128K	Reserved	Reserved	Reserved

# TCI6636K2H

## Multicore DSP+ARM KeyStone II System-on-Chip (SoC)



SPRS835F—October 2013

**Table 6-1 Device Memory Map Summary for TCI6636K2H (Part 10 of 12)**

Physical 40 bit Address		Bytes	ARM View	DSP View	SOC View
Start	End				
00 0BC0 0000	00 0BCF FFFF	1M	Multicore shared memory controller (MSMC) config	Multicore shared memory controller (MSMC) config	Multicore shared memory controller (MSMC) config
00 0BD0 0000	00 0BFF FFFF	3M	Reserved	Reserved	Reserved
00 0C00 0000	00 0C5F FFFF	6M	Multicore shared memory (MSM)	Multicore shared memory (MSM)	Multicore shared memory (MSM)
00 0C60 0000	00 0FFF FFFF	58M	Reserved	Reserved	Reserved
00 1000 0000	00 107F FFFF	8M	Reserved	Reserved	Reserved
00 1080 0000	00 108F FFFF	1M	CorePac0 L2 SRAM	CorePac0 L2 SRAM	CorePac0 L2 SRAM
00 1090 0000	00 10DF FFFF	5M	Reserved	Reserved	Reserved
00 10E0 0000	00 10E0 7FFF	32K	CorePac0 L1P SRAM	CorePac0 L1P SRAM	CorePac0 L1P SRAM
00 10E0 8000	00 10EF FFFF	1M-32K	Reserved	Reserved	Reserved
00 10F0 0000	00 10F0 7FFF	32K	CorePac0 L1D SRAM	CorePac0 L1D SRAM	CorePac0 L1D SRAM
00 10F0 8000	00 117F FFFF	9M-32K	Reserved	Reserved	Reserved
00 1180 0000	00 118F FFFF	1M	CorePac1 L2 SRAM	CorePac1 L2 SRAM	CorePac1 L2 SRAM
00 1190 0000	00 11DF FFFF	5M	Reserved	Reserved	Reserved
00 11E0 0000	00 11E0 7FFF	32K	CorePac1 L1P SRAM	CorePac1 L1P SRAM	CorePac1 L1P SRAM
00 11E0 8000	00 11EF FFFF	1M-32K	Reserved	Reserved	Reserved
00 11F0 0000	00 11F0 7FFF	32K	CorePac1 L1D SRAM	CorePac1 L1D SRAM	CorePac1 L1D SRAM
00 11F0 8000	00 127F FFFF	9M-32K	Reserved	Reserved	Reserved
00 1280 0000	00 128F FFFF	1M	CorePac2 L2 SRAM	CorePac2 L2 SRAM	CorePac2 L2 SRAM
00 1290 0000	00 12DF FFFF	5M	Reserved	Reserved	Reserved
00 12E0 0000	00 12E0 7FFF	32K	CorePac2 L1P SRAM	CorePac2 L1P SRAM	CorePac2 L1P SRAM
00 12E0 8000	00 12EF FFFF	1M-32K	Reserved	Reserved	Reserved
00 12F0 0000	00 12F0 7FFF	32K	CorePac2 L1D SRAM	CorePac2 L1D SRAM	CorePac2 L1D SRAM
00 12F0 8000	00 137F FFFF	9M-32K	Reserved	Reserved	Reserved
00 1380 0000	00 1388 FFFF	1M	CorePac3 L2 SRAM	CorePac3 L2 SRAM	CorePac3 L2 SRAM
00 1390 0000	00 13DF FFFF	5M	Reserved	Reserved	Reserved
00 13E0 0000	00 13E0 7FFF	32K	CorePac3 L1P SRAM	CorePac3 L1P SRAM	CorePac3 L1P SRAM
00 13E0 8000	00 13EF FFFF	1M-32K	Reserved	Reserved	Reserved
00 13F0 0000	00 13F0 7FFF	32K	CorePac3 L1D SRAM	CorePac3 L1D SRAM	CorePac3 L1D SRAM
00 13F0 8000	00 147F FFFF	9M-32K	Reserved	Reserved	Reserved
00 1480 0000	00 148F FFFF	1M	CorePac4 L2 SRAM	CorePac4 L2 SRAM	CorePac4 L2 SRAM
00 1490 0000	00 14DF FFFF	5M	Reserved	Reserved	Reserved
00 14E0 0000	00 14E0 7FFF	32K	CorePac4 L1P SRAM	CorePac4 L1P SRAM	CorePac4 L1P SRAM
00 14E0 8000	00 14EF FFFF	1M-32K	Reserved	Reserved	Reserved
00 14F0 0000	00 14F0 7FFF	32K	CorePac4 L1D SRAM	CorePac4 L1D SRAM	CorePac4 L1D SRAM
00 14F0 8000	00 157F FFFF	9M-32K	Reserved	Reserved	Reserved
00 1580 0000	00 158F FFFF	1M	CorePac5 L2 SRAM	CorePac5 L2 SRAM	CorePac5 L2 SRAM
00 1590 0000	00 15DF FFFF	5M	Reserved	Reserved	Reserved
00 15E0 0000	00 15E0 7FFF	32K	CorePac5 L1P SRAM	CorePac5 L1P SRAM	CorePac5 L1P SRAM
00 15E0 8000	00 15EF FFFF	1M-32K	Reserved	Reserved	Reserved
00 15F0 0000	00 15F0 7FFF	32K	CorePac5 L1D SRAM	CorePac5 L1D SRAM	CorePac5 L1D SRAM
00 15F0 8000	00 167F FFFF	9M-32K	Reserved	Reserved	Reserved

**Table 6-1 Device Memory Map Summary for TCI6636K2H (Part 11 of 12)**

Physical 40 bit Address		Bytes	ARM View	DSP View	SOC View
Start	End				
00 1680 0000	00 168F FFFF	1M	CorePac6 L2 SRAM	CorePac6 L2 SRAM	CorePac6 L2 SRAM
00 1690 0000	00 16DF FFFF	5M	Reserved	Reserved	Reserved
00 16E0 0000	00 16E0 7FFF	32K	CorePac6 L1P SRAM	CorePac6 L1P SRAM	CorePac6 L1P SRAM
00 16E0 8000	00 16EF FFFF	1M-32K	Reserved	Reserved	Reserved
00 16F0 0000	00 16F0 7FFF	32K	CorePac6 L1D SRAM	CorePac6 L1D SRAM	CorePac6 L1D SRAM
00 16F0 8000	00 177F FFFF	9M-32K	Reserved	Reserved	Reserved
00 1780 0000	00 178F FFFF	1M	CorePac7 L2 SRAM	CorePac7 L2 SRAM	CorePac7 L2 SRAM
00 1790 0000	00 17DF FFFF	5M	Reserved	Reserved	Reserved
00 17E0 0000	00 17E0 7FFF	32K	CorePac7 L1P SRAM	CorePac7 L1P SRAM	CorePac7 L1P SRAM
00 17E0 8000	00 17EF FFFF	1M-32K	Reserved	Reserved	Reserved
00 17F0 0000	00 17F0 7FFF	32K	CorePac7 L1D SRAM	CorePac7 L1D SRAM	CorePac7 L1D SRAM
00 17F0 8000	00 1FFF FFFF	129M-32K	Reserved	Reserved	Reserved
00 2000 0000	00 200F FFFF	1M	System trace manager (STM) configuration	System trace manager (STM) configuration	System trace manager (STM) configuration
00 2010 0000	00 201F FFFF	1M	Reserved	Reserved	Reserved
00 2020 0000	00 205F FFFF	4M	Reserved	Reserved	Reserved
00 2060 0000	00 206F FFFF	1M	TCP3d_1 data	TCP3d_1 data	TCP3d_1 data
00 2070 0000	00 207F FFFF	1M	Reserved	Reserved	Reserved
00 2080 0000	00 208F FFFF	1M	TCP3d_0 data	TCP3d_0 data	TCP3d_0 data
00 2090 0000	00 209F FFFF	1M	Reserved	Reserved	Reserved
00 20A0 0000	00 20A3 FFFF	256K	Reserved	Reserved	Reserved
00 20A4 0000	00 20A4 FFFF	64K	Reserved	Reserved	Reserved
00 20A5 0000	00 20AF FFFF	704K	Reserved	Reserved	Reserved
00 20B0 0000	00 20B3 FFFF	256K	Boot ROM	Boot ROM	Boot ROM
00 20B4 0000	00 20BE FFFF	704K	Reserved	Reserved	Reserved
00 20BF 0000	00 20BF 01FF	64K	Reserved	Reserved	Reserved
00 20C0 0000	00 20FF FFFF	4M	Reserved	Reserved	Reserved
00 2100 0000	00 2100 03FF	1K	Reserved	Reserved	Reserved
00 2100 0400	00 2100 05FF	512	SPI0	SPI0	SPI0
00 2100 0600	00 2100 07FF	512	SPI1	SPI1	SPI1
00 2100 0800	00 2100 09FF	512	SPI2	SPI2	SPI2
00 2100 0A00	00 2100 0AFF	256	EMIF Config	EMIF Config	EMIF Config
00 2100 0B00	00 2100 FFFF	62K-768	Reserved	Reserved	Reserved
00 2101 0000	00 2101 01FF	512	DDR3A EMIF Config	Reserved	DDR3A EMIF Config
00 2101 0200	00 2101 07FF	2K-512	Reserved	Reserved	Reserved
00 2101 0800	00 2101 09FF	512	Reserved	Reserved	Reserved
00 2101 0A00	00 2101 0FFF	2K-512	Reserved	Reserved	Reserved
00 2101 1000	00 2101 FFFF	60K	Reserved	Reserved	Reserved
00 2102 0000	00 2103 FFFF	128K	DDR3B EMIF configuration	DDR3B EMIF configuration	DDR3B EMIF configuration
00 2104 0000	00 217F FFFF	4M-256K	Reserved	Reserved	Reserved
00 2140 0000	00 2140 00FF	256	HyperLink0 config	HyperLink0 config	HyperLink0 config
00 2140 0100	00 2140 01FF	256	HyperLink1 config	HyperLink1 config	HyperLink1 config
00 2140 0400	00 217F FFFF	4M-512	Reserved	Reserved	Reserved

# TCI6636K2H

## Multicore DSP+ARM KeyStone II System-on-Chip (SoC)



SPRS835F—October 2013

**Table 6-1 Device Memory Map Summary for TCI6636K2H (Part 12 of 12)**

Physical 40 bit Address		Bytes	ARM View	DSP View	SOC View
Start	End				
00 2180 0000	00 2180 7FFF	32K	PCIe config	PCIe config	PCIe config
00 2180 8000	00 21BF FFFF	4M-32K	Reserved	Reserved	Reserved
00 21C0 0000	00 21FF FFFF	4M	Reserved	Reserved	Reserved
00 2200 0000	00 229F FFFF	10M	Reserved	Reserved	Reserved
00 22A0 0000	00 22A0 FFFF	64K	VCP2_0 Data	VCP2_0 Data	VCP2_0 Data
00 22A1 0000	00 22AF FFFF	1M-64K	Reserved	Reserved	Reserved
00 22B0 0000	00 22B0 FFFF	64K	VCP2_1 Data	VCP2_1 Data	VCP2_1 Data
00 22B1 0000	00 22BF FFFF	1M-64K	Reserved	Reserved	Reserved
00 22C0 0000	00 22C0 FFFF	64K	VCP2_2 Data	VCP2_2 Data	VCP2_2 Data
00 22C1 0000	00 22CF FFFF	1M-64K	Reserved	Reserved	Reserved
00 22D0 0000	00 22D0 FFFF	64K	VCP2_3 Data	VCP2_3 Data	VCP2_3 Data
00 22D1 0000	00 22DF FFFF	1M-64K	Reserved	Reserved	Reserved
00 22E0 0000	00 22E0 FFFF	64K	Reserved	Reserved	Reserved
00 22E1 0000	00 22EF FFFF	1M-64K	Reserved	Reserved	Reserved
00 22F0 0000	00 22F0 FFFF	64K	Reserved	Reserved	Reserved
00 22F1 0000	00 22FF FFFF	1M-64K	Reserved	Reserved	Reserved
00 2300 0000	00 2300 FFFF	64K	Reserved	Reserved	Reserved
00 2301 0000	00 230F FFFF	1M-64K	Reserved	Reserved	Reserved
00 2310 0000	00 2310 FFFF	64K	Reserved	Reserved	Reserved
00 2311 0000	00 231F FFFF	1M-64K	Reserved	Reserved	Reserved
00 2320 0000	00 2324 FFFF	384K	TAC BEI	TAC BEI	TAC BEI
00 2325 0000	00 239F FFFF	8M-384K	Reserved	Reserved	Reserved
00 23A0 0000	00 23BF FFFF	2M	Navigator	Navigator	Navigator
00 23C0 0000	00 23FF FFFF	4M	BCR-RAC data	BCR-RAC data	BCR-RAC data
00 2400 0000	00 27FF FFFF	64M	Reserved	Reserved	Reserved
00 2800 0000	00 2FFF FFFF	128M	HyperLink1 data	HyperLink1 data	HyperLink1 data
00 3000 0000	00 33FF FFFF	64M	EMIF16 CE0	EMIF16 CE0	EMIF16 CE0
00 3400 0000	00 37FF FFFF	64M	EMIF16 CE1	EMIF16 CE1	EMIF16 CE1
00 3800 0000	00 3BFF FFFF	64M	EMIF16 CE2	EMIF16 CE2	EMIF16 CE2
00 3C00 0000	00 3FFF FFFF	64M	EMIF16 CE3	EMIF16 CE3	EMIF16 CE3
00 4000 0000	00 4FFF FFFF	256M	HyperLink0 data	HyperLink0 data	HyperLink0 data
00 5000 0000	00 5FFF FFFF	256M	PCIe data	PCIe data	PCIe data
00 6000 0000	00 7FFF FFFF	512M	DDR3B data <sup>(1)</sup> <sup>(2)</sup>	DDR3B data <sup>(3)</sup>	DDR3B data
00 8000 0000	00 FFFF FFFF	2G	DDR3A data/DDR3B data <sup>(1)</sup> <sup>(4)</sup>	DDR3B data	DDR3A data <sup>(5)</sup>
01 0000 0000	01 2100 FFFF	528M+64K	Reserved	Reserved	Reserved
01 2101 0000	01 2101 01FF	512	DDR3A EMIF configuration <sup>(6)</sup>	DDR3A EMIF configuration <sup>(7)</sup>	DDR3A EMIF configuration <sup>(8)</sup>
01 2101 0200	07 FFFF FFFF	32G-512	Reserved	Reserved	Reserved
08 0000 0000	09 FFFF FFFF	8G	DDR3A data	DDR3A data <sup>(7)</sup>	DDR3A data <sup>(8)</sup>
0A 0000 0000	FF FFFF FFFF	984G	Reserved	Reserved	Reserved

**End of Table 6-1**

1 No IO coherency supported for this region. (See ARM CorePac User Guide referenced in 2.4 "Related Documentation from Texas Instruments" on page 19)  
2 This region is mapped to DDR3B. It is aliased of 00 8000 0000 to 00 9FFF FFFF (the first 512MB of DDR3B) if the state of DDR3A\_REMAP\_EN pin at boot time is '0'.  
3 This region is aliased of 00 8000 0000 to 00 9FFF FFFF (the first 512MB of DDR3B).

- 4 This region is mapped to DDR3A or DDR3B depending on the state of DDR3A\_REMAP\_EN pin at boot time. If the pin is '1', this region is mapped to the first 2GB of DDR3A which is aliased of 08 0000 0000 to 08 7FFF FFFF. If the pin is '0', this region is mapped as 2GB of DDR3B.
- 5 MPAX from SES port extends the address to this region.
- 6 This region is aliased to 00 2101 0000-00 2101 01FF.
- 7 Access to 40-bit address requires XMC MPAX programming.
- 8 Access to 40-bit address requires MSMC MPAX programming. MPAX from SES port need to re-map the region of 00 2101 0000-00 2101 01FF to this region.

## 6.2 Memory Protection Unit (MPU)

CFG (configuration) space of all slave devices on the TeraNet is protected by the MPU. The TCI6636K2H contains fifteen MPUs:

- MPU0 is used for main TeraNet\_3P\_B (SCR\_3P (B)) CFG.
- MPU1/2/5 are used for QM\_SS (one for VBUSM port and one each for the two configuration VBUSP ports).
- MPU3/4/6 are used for RAC\_0/RAC\_1 and one for BCR.
- MPU7 is used for DDR3\_B.
- MPU8 is used for EMIF16.
- MPU9 is used for interrupt controllers connected to TeraNet\_3P (SCR\_3P).
- MPU10 is used for semaphore.
- MPU11 is used to protect TeraNet\_6P\_B (SCR\_6P (B)) CPU/6 CFG TeraNet
- MPU12/13/14 are used for SPI0/1/2

This section contains MPU register map and details of device-specific MPU registers only. For MPU features and details of generic MPU registers, see the *Memory Protection Unit (MPU) for KeyStone Devices User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.

The following tables show the configuration of each MPU and the memory regions protected by each MPU.

**Table 6-2 MPU0-MPU5 Default Configuration**

Setting	MPU0 Main SCR_3P (B)	MPU1 (QM_SS DATA PORT)	MPU2 (QM_SS CFG1 PORT)	MPU3 BCR CFG	MPU4 RAC 0/1	MPU5 (QM_SS CFG2 PORT)
Default permission	Assume allowed	Assume allowed	Assume allowed	Assume allowed	Assume allowed	Assume allowed
Number of allowed IDs supported	16	16	16	16	16	16
Number of programmable ranges supported	16	16	16	2	4	16
Compare width	1KB granularity	1KB granularity	1KB granularity	1KB granularity	1KB granularity	1KB granularity
<b>End of Table 6-2</b>						

**Table 6-3 MPU6-MPU11 Default Configuration**

Setting	MPU6	MPU7 DDR3B	MPU8 EMIF16	MPU9 INTC	MPU10 SM	MPU11 SCR_6P (B)
Default permission	Reserved	Assume allowed	Assume allowed	Assume allowed	Assume allowed	Assume allowed
Number of allowed IDs supported		16	16	16	16	16
Number of programmable ranges supported		16	8	4	2	16
Compare width		1KB granularity	1KB granularity	1KB granularity	1KB granularity	1KB granularity
<b>End of Table 6-3</b>						

**Table 6-4 MPU12-MPU14 Default Configuration**

Setting	MPU12 SPI0	MPU13 SPI1	MPU14 SPI2
Default permission	Assume allowed	Assume allowed	Assume allowed
Number of allowed IDs supported	16	16	16
Number of programmable ranges supported	2	2	2
Compare width	1KB granularity	1KB granularity	1KB granularity
<b>End of Table 6-4</b>			

**Table 6-5 MPU Memory Regions**

	Memory Protection	Start Address	End Address
<b>MPU0</b>	Main CFG SCR	0x01D0_0000	0x01E7_FFFF
<b>MPU1</b>	QM_SS DATA PORT	0x23A0_0000	0x23BF_FFFF
<b>MPU2</b>	QM_SS CFG1 PORT	0x02A0_0000	0x02AF_FFFF
<b>MPU3</b>	BCR	0x027C_0000	0x027C_03FF
<b>MPU4</b>	RAC 0/1	0x0210_0000	0x0215_FFFF
<b>MPU5</b>	QM_SS CFG2 PORT	0x02A0_4000	0x02BF_FFFF
<b>MPU6</b>	Reserved	0x02C0_0000	0x02CD_FFFF
<b>MPU7</b>	DDR3B	0x2101_0000	0xFFFF_FFFF
<b>MPU8</b>	SPIROM/EMIF16	0x20B0_0000	0x3FFF_FFFF
<b>MPU9</b>	INTC/AINTC	0x0264_0000	0x0264_07FF
<b>MPU10</b>	Semaphore	0x0260_0000	0x0260_9FFF
<b>MPU11</b>	SCR_6 and CPU/6 CFG SCR	0x0220_0000	0x03FF_FFFF
<b>MPU12</b>	SPI0	0x2100_0400	0x2100_07FF
<b>MPU13</b>	SPI1	0x2100_0400	0x2100_07FF
<b>MPU14</b>	SPI2	0x2100_0800	0x2100_0AFF
<b>End of Table 6-5</b>			

Table 6-6 shows the unique Master ID assigned to each C66x CorePac and peripherals on the device.

**Table 6-6 Master ID Settings (Part 1 of 4)**

Master ID	TCI6636K2H
0	C66x CorePac0 Data
1	C66x CorePac1 Data
2	C66x CorePac2 Data
3	C66x CorePac3 Data
4	C66x CorePac4 Data
5	C66x CorePac5 Data
6	C66x CorePac6 Data
7	C66x CorePac7 Data
8	ARM CorePac 0 non-cache accesses and cache accesses for all ARM cores
9	ARM CorePac 1 non-cache accesses
10	ARM CorePac 2 non-cache accesses
11	ARM CorePac 3 non-cache accesses
12	Reserved
13	Reserved

**Table 6-6 Master ID Settings (Part 2 of 4)**

Master ID	TCI6636K2H
14	Reserved
15	Reserved
16	C66x CorePac0 CFG
17	C66x CorePac1 CFG
18	C66x CorePac2 CFG
19	C66x CorePac3 CFG
20	C66x CorePac4 CFG
21	C66x CorePac5 CFG
22	C66x CorePac6 CFG
23	C66x CorePac7 CFG
24	Reserved
25	EDMA0_TC0 read
26	EDMA0_TC0 write
27	EDMA0_TC1 read
28	HyperLink0
29	HyperLink1
30	SRIO
31	PCIE
32	EDMA0_TC1 write
33	EDMA1_TC0 read
34	EDMA1_TC0 write
35	EDMA1_TC1 read
36	EDMA1_TC1 write
37	EDMA1_TC2 read
38	EDMA1_TC2 write
39	EDMA1_TC3 read
40	EDMA1_TC3 write
41	EDMA2_TC0 read
42	EDMA2_TC0 write
43	EDMA2_TC1 read
44	EDMA2_TC1 write
45	EDMA2_TC2 read
46	EDMA2_TC2 write
47	EDMA2_TC3 read
48	EDMA2_TC3 write
49	EDMA3_TC0 read
50	EDMA3_TC0 write
51	EDMA3_TC1 read
52	MSMC <sup>(1)</sup>
53	EDMA3_TC1 write
54 to 55	SRIO PKTDMA
56	FFTC_0
57	FFTC_1
58	RAC_1_BE0

# TCI6636K2H

## Multicore DSP+ARM KeyStone II System-on-Chip (SoC)



SPRS835F—October 2013

**Table 6-6 Master ID Settings (Part 3 of 4)**

Master ID	TCI6636K2H
59	RAC_1_BE1
60	RAC_0_BE0
61	RAC_0_BE1
62	EDMA3CC0
63	EDMA3CC1
64	EDMA3CC2
65	FFTC_2
66	Reserved
67	FFTC_3
68 to 71	Queue Manager
72 to 79	AIF2
80	Reserved
81	BCP_DIO0
82	BCP_DIO1
83	EDMA3_CC_TR
84 to 87	Reserved
88 to 91	Reserved
92 to 95	Packet Coprocessor MST2
96 to 99	Packet Coprocessor MST1
100 to 101	Reserved
102	BCP
103	TAC_FEI0
104	TAC_FEI1
105	Reserved
106	Reserved
107	DBG_DAP
108-139	Reserved
140	CPT_L2_0
141	CPT_L2_1
142	CPT_L2_2
143	CPT_L2_3
144	CPT_L2_4
145	CPT_L2_5
146	CPT_L2_6
147	CPT_L2_7
148	CPT_MSMC0
149	CPT_MSMC1
150	CPT_MSMC2
151	CPT_MSMC3
152	CPT_DDR3A
153	CPT_SM
154	CPT_QM_CFG1
155	CPT_QM_M
156	CPT_CFG



**Table 6-6 Master ID Settings (Part 4 of 4)**

Master ID	TCI6636K2H
157	CPT_RAC_FEI
158	CPT_RAC_CFG1
159	CPT_TAC_BE
160	CPT_QM_CFG2
161	CPT_DDR3B
162	CPT_RAC_CFG2
163	CPT_BCR_CFG
164	CPT_EDMA3CC0_4
165	CPT_EDMA3CC1_2_3
166	CPT_INTC
167	CPT_SPI_ROM_EMIF16
168	USB
169	EDMA4_TC0 read
170	EDMA4_TC0 write
171	EDMA4_TC1 read
172	EDMA4_TC1 write
173	EDMA4_CC_TR
174	CPT_MSMC5
175	CPT_MSMC6
176	CPT_MSMC7
177	CPT_MSMC4
178	Reserved
179	TAC FEI2
180-183	NETCP
184-255	Reserved
<b>End of Table 6-6</b>	

1 The master ID for MSMC is for the transaction initiated by MSMC internally and sent to the DDR.



**Note**—There are two master ID values assigned to the Queue Manager\_second master port, one master ID for external linking RAM and the other one for the PDSP/MCDM accesses.

**Table 6-7** shows the privilege ID of each C66x CorePac and every mastering peripheral. The table also shows the privilege level (supervisor vs. user), security level (secure vs. non-secure), and access type (instruction read vs. data/DMA read or write) of each master on the device. In some cases, a particular setting depends on software being executed at the time of the access or the configuration of the master peripheral.

**Table 6-7 Privilege ID Settings (Part 1 of 2)**

Privilege ID	Master	Privilege Level	Security Level	Access Type
0	C66x CorePac0	SW dependent, driven by MSMC	Non-secure	DMA
1	C66x CorePac1	SW dependent, driven by MSMC	Non-secure	DMA
2	C66x CorePac2	SW dependent, driven by MSMC	Non-secure	DMA
3	C66x CorePac3	SW dependent, driven by MSMC	Non-secure	DMA
4	C66x CorePac4	SW dependent, driven by MSMC	Non-secure	DMA

**Table 6-7 Privilege ID Settings (Part 2 of 2)**

Privilege ID	Master	Privilege Level	Security Level	Access Type
5	C66x CorePac5	SW dependent, driven by MSMC	Non-secure	DMA
6	C66x CorePac6	SW dependent, driven by MSMC	Non-secure	DMA
7	C66x CorePac7	SW dependent, driven by MSMC	Non-secure	DMA
8	ARM CorePac	SW dependent	Non-secure	DMA
9	SRIO_M and all Packet DMA masters (NetCP, Both QM_CDMA, FFTC, BCP_CDMA, AIF, SRIO_CDMA, USB	User/driven by SRIO block, user mode and supervisor mode is determined by per transaction basis. Only the transaction with source ID matching the value in SupervisorID register is granted supervisor mode.	Non-secure	DMA
10	QM_Second <sup>(1)</sup>	User	Non-secure	DMA
11	PCle	Supervisor	Non-secure	DMA
12	DAP	Driven by Emulation SW	Non-secure	DMA
13	RAC_TAC/BCP_DIO	Supervisor	Non-secure	DMA
14	HyperLink	Supervisor	Non-secure	DMA
15	Reserved			

**End of Table 6-7**

<sup>1</sup> QM\_Second provides a path that PDSP uses to access the system memory.

## 6.2.1 MPU Registers

This section includes the offsets for MPU registers and definitions for device-specific MPU registers. For Number of Programmable Ranges supported (PROGx\_MPSA, PROGxMPEA) refer to the following tables.

### 6.2.1.1 MPU Register Map

**Table 6-8 MPU Registers (Part 1 of 2)**

Offset	Name	Description
0h	REVID	Revision ID
4h	CONFIG	Configuration
10h	IRAWSTAT	Interrupt raw status/set
14h	IENSTAT	Interrupt enable status/clear
18h	IENSET	Interrupt enable
1Ch	IENCLR	Interrupt enable clear
20h	EOI	End of interrupt
200h	PROG0_MPSAR	Programmable range 0, start address
204h	PROG0_MPEAR	Programmable range 0, end address
208h	PROG0_MPPAR	Programmable range 0, memory page protection attributes
210h	PROG1_MPSAR	Programmable range 1, start address
214h	PROG1_MPEAR	Programmable range 1, end address
218h	PROG1_MPPAR	Programmable range 1, memory page protection attributes
220h	PROG2_MPSAR	Programmable range 2, start address
224h	PROG2_MPEAR	Programmable range 2, end address
228h	PROG2_MPPAR	Programmable range 2, memory page protection attributes
230h	PROG3_MPSAR	Programmable range 3, start address
234h	PROG3_MPEAR	Programmable range 3, end address
238h	PROG3_MPPAR	Programmable range 3, memory page protection attributes

**Table 6-8 MPU Registers (Part 2 of 2)**

Offset	Name	Description
240h	PROG4_MPSAR	Programmable range 4, start address
244h	PROG4_MPEAR	Programmable range 4, end address
248h	PROG4_MPPAR	Programmable range 4, memory page protection attributes
250h	PROG5_MPSAR	Programmable range 5, start address
254h	PROG5_MPEAR	Programmable range 5, end address
258h	PROG5_MPPAR	Programmable range 5, memory page protection attributes
260h	PROG6_MPSAR	Programmable range 6, start address
264h	PROG6_MPEAR	Programmable range 6, end address
268h	PROG6_MPPAR	Programmable range 6, memory page protection attributes
270h	PROG7_MPSAR	Programmable range 7, start address
274h	PROG7_MPEAR	Programmable range 7, end address
278h	PROG7_MPPAR	Programmable range 7, memory page protection attributes
280h	PROG8_MPSAR	Programmable range 8, start address
284h	PROG8_MPEAR	Programmable range 8, end address
288h	PROG8_MPPAR	Programmable range 8, memory page protection attributes
290h	PROG9_MPSAR	Programmable range 9, start address
294h	PROG9_MPEAR	Programmable range 9, end address
298h	PROG9_MPPAR	Programmable range 9, memory page protection attributes
2A0h	PROG10_MPSAR	Programmable range 10, start address
2A4h	PROG10_MPEAR	Programmable range 10, end address
2A8h	PROG10_MPPAR	Programmable range 10, memory page protection attributes
2B0h	PROG11_MPSAR	Programmable range 11, start address
2B4h	PROG11_MPEAR	Programmable range 11, end address
2B8h	PROG11_MPPAR	Programmable range 11, memory page protection attributes
2C0h	PROG12_MPSAR	Programmable range 12, start address
2C4h	PROG12_MPEAR	Programmable range 12, end address
2C8h	PROG12_MPPAR	Programmable range 12, memory page protection attributes
2D0h	PROG13_MPSAR	Programmable range 13, start address
2D4h	PROG13_MPEAR	Programmable range 13, end address
2Dh	PROG13_MPPAR	Programmable range 13, memory page protection attributes
2E0h	PROG14_MPSAR	Programmable range 14, start address
2E4h	PROG14_MPEAR	Programmable range 14, end address
2E8h	PROG14_MPPAR	Programmable range 14, memory page protection attributes
2F0h	PROG15_MPSAR	Programmable range 15, start address
2F4h	PROG15_MPEAR	Programmable range 15, end address
2F8h	PROG15_MPPAR	Programmable range 15, memory page protection attributes
300h	FLTADDRR	Fault address
304h	FLTSTAT	Fault status
308h	FLTCLR	Fault clear
<b>End of Table 6-8</b>		

### 6.2.1.2 Device-Specific MPU Registers

#### 6.2.1.2.1 Configuration Register (CONFIG)

The configuration register (CONFIG) contains the configuration value of the MPU.

**Figure 6-1 Configuration Register (CONFIG)**

	31	24	23	20	19	16	15	12	11	1	0	
	ADDR_WIDTH		NUM_FIXED		NUM_PROG		NUM_AIDS		Reserved		ASSUME_ALLOWED	
<b>Reset Values</b>	MPU0	R-0	R-0	R-16	R-16	R-0	R-1					
	MPU1	R-0	R-0	R-16	R-16	R-0	R-1					
	MPU2	R-0	R-0	R-16	R-16	R-0	R-1					
	MPU3	R-0	R-0	R-2	R-16	R-0	R-1					
	MPU4	R-0	R-0	R-4	R-16	R-0	R-1					
	MPU5	R-0	R-0	R-16	R-16	R-0	R-1					
	MPU6	Reserved										
	MPU7	R-0	R-0	R-16	R-16	R-0	R-1					
	MPU8	R-0	R-0	R-8	R-16	R-0	R-1					
	MPU9	R-0	R-0	R-4	R-16	R-0	R-1					
	MPU10	R-0	R-0	R-2	R-16	R-0	R-1					
	MPU11	R-0	R-0	R-16	R-16	R-0	R-1					
	MPU12	R-0	R-0	R-2	R-16	R-0	R-1					
	MPU13	R-0	R-0	R-2	R-16	R-0	R-1					
	MPU14	R-0	R-0	R-2	R-16	R-0	R-1					

Legend: R = Read only; -n = value after reset

**Table 6-9 Configuration Register Field Descriptions**


Bits	Field	Description
31 – 24	ADDR_WIDTH	Address alignment for range checking 0 = 1KB alignment 6 = 64KB alignment
23 – 20	NUM_FIXED	Number of fixed address ranges
19 – 16	NUM_PROG	Number of programmable address ranges
15 – 12	NUM_AIDS	Number of supported AIDs
11 – 1	Reserved	Reserved. Always read as 0.
0	ASSUME_ALLOWED	Assume allowed bit. When an address is not covered by any MPU protection range, this bit determines whether the transfer is assumed to be allowed or not. 0 = Assume disallowed 1 = Assume allowed
<b>End of Table 6-9</b>		

### 6.2.2 MPU Programmable Range Registers

#### 6.2.2.1 Programmable Range n Start Address Register (PROGn\_MPSAR)

The Programmable Address Start Register holds the start address for the range. This register is writeable by a supervisor entity only. If NS = 0 (non-secure mode) in the associated MPPAR register, then the register is also writeable only by a secure entity.

The start address must be aligned on a page boundary. The size of the page is 1K byte. The size of the page determines the width of the address field in MPSAR and MPEAR.

**Figure 6-2 Programmable Range *n* Start Address Register (PROG<sub>*n*</sub>\_MPSAR)**


Legend: R = Read only; R/W = Read/Write

**Table 6-10 Programmable Range *n* Start Address Register Field Descriptions**

Bit	Field	Description
31 – 10	START_ADDR	Start address for range <i>n</i>
9 – 0	Reserved	Reserved. Always read as 0.

**End of Table 6-10**

**Table 6-11 MPU0-MPU5 Programmable Range *n* Start Address Register (PROG<sub>*n*</sub>\_MPSAR) Reset Values**

Register	MPU0	MPU1	MPU2	MPU3	MPU4	MPU5
PROG0_MPSAR	0x01D0_0000	0x23A0_0000	0x02A0_0000	0x027C_0000	0x0210_0000	0x02A0_4000
PROG1_MPSAR	0x01F0_0000	0x23A0_2000	0x02A0_2000	N/A	0x01F8_0000	0x02A0_5000
PROG2_MPSAR	0x02F0_0000	0x023A_6000	0x02A0_6000	N/A	Reserved	0x02A0_6400
PROG3_MPSAR	0x0200_0000	0x23A0_6800	0x02A0_6800	N/A	Reserved	0x02A0_7400
PROG4_MPSAR	0x020C_0000	0x23A0_7000	0x02A0_7000	N/A	N/A	0x02A0_A000
PROG5_MPSAR	0x021C_0000	0x23A0_8000	0x02A0_8000	N/A	N/A	0x02A0_D000
PROG6_MPSAR	0x021D_0000	0x23A0_C000	0x02A0_C000	N/A	N/A	0x02A0_E000
PROG7_MPSAR	0x021F_0000	0x23A0_E000	0x02A0_E000	N/A	N/A	0x02A0_F000
PROG8_MPSAR	0x0234_0000	0x23A0_F000	0x02A0_F000	N/A	N/A	0x02A0_F800
PROG9_MPSAR	0x0254_0000	0x23A0_F800	0x02A0_F800	N/A	N/A	0x02A1_2000
PROG10_MPSAR	0x0258_0000	0x23A1_0000	0x02A1_0000	N/A	N/A	0x02A1_C000
PROG11_MPSAR	0x0000_0000	0x23A1_C000	0x02A2_0000	N/A	N/A	0x02A2_8000
PROG12_MPSAR	0x0290_0000	0x23A4_0000	0x02A4_0000	N/A	N/A	0x02A6_0000
PROG13_MPSAR	0x01E8_0000	0x23A8_0000	0x02A8_0000	N/A	N/A	0x02AA_0000
PROG14_MPSAR	0x01E8_0800	0x23B0_0000	0x02AC_0000	N/A	N/A	0x02B0_0000
PROG15_MPSAR	0x01E0_0000	0x23B8_0000	0x02AE_0000	N/A	N/A	0x02B8_0000

**End of Table 6-11**

**Table 6-12 MPU6-MPU11 Programmable Range *n* Start Address Register (PROG<sub>*n*</sub>\_MPSAR) Reset Values (Part 1 of 2)**

Register	MPU6	MPU7	MPU8	MPU9	MPU10	MPU11
PROG0_MPSAR	Reserved	0x2101_0000	0x3000_0000	0x0260_0000	0x0264_0000	0x0220_0000
PROG1_MPSAR	Reserved	0x0000_0000	0x3200_0000	0x0260_4000	0x0000_0000	0x0231_0000
PROG2_MPSAR	Reserved	0x0800_0000	0x3400_0000	0x0260_8000	N/A	0x0231_A000
PROG3_MPSAR	Reserved	0x1000_0000	0x3600_0000	0x0256_0000	N/A	0x0233_0000
PROG4_MPSAR	Reserved	0x1800_0000	0x3800_0000	0x0000_0000	N/A	0x0235_0000
PROG5_MPSAR	Reserved	0x2000_0000	0x3A00_0000	0x0000_0000	N/A	0x0263_0000
PROG6_MPSAR	Reserved	0x2800_0000	0x3C00_0000	0x0000_0000	N/A	0x0244_0000
PROG7_MPSAR	Reserved	0x3000_0000	0x2100_0800	0x0000_0000	N/A	0x024C_0000
PROG8_MPSAR	Reserved	0x3800_0000	N/A	0x0000_0000	N/A	0x0250_0000

**Table 6-12 MPU6-MPU11 Programmable Range *n* Start Address Register (PROG<sub>*n*</sub>\_MPSAR) Reset Values (Part 2 of 2)**

Register	MPU6	MPU7	MPU8	MPU9	MPU10	MPU11
PROG9_MPSAR	Reserved	0x4000_0000	N/A	0x0000_0000	N/A	0x0253_0000
PROG10_MPSAR	Reserved	0x4800_0000	N/A	0x0000_0000	N/A	0x0253_0C00
PROG11_MPSAR	Reserved	0x5000_0000	N/A	0x0000_0000	N/A	0x0260_B000
PROG12_MPSAR	Reserved	0x5800_0000	N/A	0x0000_0000	N/A	0x0262_0000
PROG13_MPSAR	Reserved	0x6000_0000	N/A	0x0000_0000	N/A	0x0300_0000
PROG14_MPSAR	Reserved	0x6800_0000	N/A	0x0000_0000	N/A	0x021E_0000
PROG15_MPSAR	Reserved	0x7000_0000	N/A	0x0000_0000	N/A	0x0268_0000
<b>End of Table 6-12</b>						

**Table 6-13 MPU12-MPU14 Programmable Range *n* Start Address Register (PROG<sub>*n*</sub>\_MPSAR) Reset Values**


Register	MPU12	MPU13	MPU14
PROG0_MPSAR	0x2100_0400	0x2100_0400	0x2100_0800
PROG1_MPSAR	0x0000_0000	0x0000_0000	0x0000_0000
PROG2_MPSAR	N/A	N/A	N/A
PROG3_MPSAR	N/A	N/A	N/A
PROG4_MPSAR	N/A	N/A	N/A
PROG5_MPSAR	N/A	N/A	N/A
PROG6_MPSAR	N/A	N/A	N/A
PROG7_MPSAR	N/A	N/A	N/A
PROG8_MPSAR	N/A	N/A	N/A
PROG9_MPSAR	N/A	N/A	N/A
PROG10_MPSAR	N/A	N/A	N/A
PROG11_MPSAR	N/A	N/A	N/A
PROG12_MPSAR	N/A	N/A	N/A
PROG13_MPSAR	N/A	N/A	N/A
PROG14_MPSAR	N/A	N/A	N/A
PROG15_MPSAR	N/A	N/A	N/A
<b>End of Table 6-13</b>			

**6.2.2.2 Programmable Range *n* - End Address Register (PROG<sub>*n*</sub>\_MPEAR)**

The programmable address end register holds the end address for the range. This register is writeable by a supervisor entity only. If NS = 0 (non-secure mode) in the associated MPPAR register then the register is also writeable only by a secure entity.

The end address must be aligned on a page boundary. The size of the page depends on the MPU number. The page size for MPU1 is 1K byte and for MPU2 it is 64K bytes. The size of the page determines the width of the address field in MPSAR and MPEAR

**Figure 6-3 Programmable Range *n* End Address Register (PROG<sub>*n*</sub>\_MPEAR)**



Legend: R = Read only; R/W = Read/Write

**Table 6-14 Programmable Range *n* End Address Register Field Descriptions**

Bit	Field	Description
31 – 10	END_ADDR	End address for range <i>n</i>
9 – 0	Reserved	Reserved. Always read as 3FFh.

**End of Table 6-14**

**Table 6-15 MPU0-MPU5 Programmable Range *n* End Address Register (PROG<sub>*n*</sub>\_MPEAR) Reset Values**

Register	MPU0	MPU1	MPU2	MPU3	MPU4	MPU5
PROG0_MPEAR	0x01DF_FFFF	0x23A0_1FFF	0x02A0_00FF	0x027C_03FF	0x0215_FFFF	0x02A0_4FFF
PROG1_MPEAR	0x01F7_FFFF	0x23A0_5FFF	0x02A0_3FFF	0x0000_0000	0x01FD_FFFF	0x02A0_5FFF
PROG2_MPEAR	0x02FF_FFFF	0x23A0_67FF	0x02A0_63FF	N/A	0x0000_0000	0x02A0_67FF
PROG3_MPEAR	0x020B_FFFF	0x23A0_6FFF	0x02A0_6FFF	N/A	N/A	0x02A0_7FFF
PROG4_MPEAR	0x020F_FFFF	0x23A0_7FFF	0x02A0_73FF	N/A	N/A	0x02A0_BFFF
PROG5_MPEAR	0x021C_83FF	0x23A0_BFFF	0x02A0_9FFF	N/A	N/A	0x02A0_DFFF
PROG6_MPEAR	0x021D_C0FF	0x23A0_DFFF	0x02A0_CFFF	N/A	N/A	0x02A0_E7FF
PROG7_MPEAR	0x021F_C7FF	0x23A0_EFFF	0x02A0_E7FF	N/A	N/A	0x02A0_F7FF
PROG8_MPEAR	0x0234_C0FF	0x23A0_F7FF	0x02A0_F7FF	N/A	N/A	0x02A0_FFFF
PROG9_MPEAR	0x0255_FFFF	0x23A0_FFFF	0x02A0_FFFF	N/A	N/A	0x02A1_7FFF
PROG10_MPEAR	0x025F_FFFF	0x23A1_BFFF	0x02A1_1FFF	N/A	N/A	0x02A1_FFFF
PROG11_MPEAR	0x0000_0000	0x23A3_FFFF	0x02A2_5FFF	N/A	N/A	0x02A3_FFFF
PROG12_MPEAR	0x029F_FFFF	0x23A7_FFFF	0x02A5_FFFF	N/A	N/A	0x02A7_FFFF
PROG13_MPEAR	0x01E8_07FF	0x23AF_FFFF	0x02A9_FFFF	N/A	N/A	0x02AB_FFFF
PROG14_MPEAR	0x01E8_43FF	0x23B7_FFFF	0x02AD_FFFF	N/A	N/A	0x02B7_FFFF
PROG15_MPEAR	0x01E7_FFFF	0x23BF_FFFF	0x02AF_FFFF	N/A	N/A	0x02BF_FFFF

**End of Table 6-15**

**Table 6-16 MPU6-MPU11 Programmable Range *n* End Address Register (PROG<sub>*n*</sub>\_MPEAR) Reset Values**

Register	MPU6	MPU7	MPU8	MPU9	MPU10	MPU11
PROG0_MPEAR	Reserved	0x2103_FFFF	0x31FF_FFFF	0x0260_1FFF	0x0264_07FF	0x022F_027F
PROG1_MPEAR	Reserved	0x07FF_FFFF	0x33FF_FFFF	0x0260_5FFF	0x0000_0000	0x0231_01FF
PROG2_MPEAR	Reserved	0x0FFF_FFFF	0x35FF_FFFF	0x0260_9FFF	N/A	0x0232_FFFF
PROG3_MPEAR	Reserved	0x17FF_FFFF	0x37FF_FFFF	0x0257_FFFF	N/A	0x0233_07FF
PROG4_MPEAR	Reserved	0x1FFF_FFFF	0x39FF_FFFF	0x0000_0000	N/A	0x0235_0FFF
PROG5_MPEAR	Reserved	0x27FF_FFFF	0x3BFF_FFFF	0x0000_0000	N/A	0x0263_FFFF
PROG6_MPEAR	Reserved	0x2FFF_FFFF	0x3FFF_FFFF	0x0000_0000	N/A	0x024B_3FFF
PROG7_MPEAR	Reserved	0x37FF_FFFF	0x2100_0AFF	0x0000_0000	N/A	0x024C_0BFF
PROG8_MPEAR	Reserved	0x3FFF_FFFF	N/A	0x0000_0000	N/A	0x0250_7FFF
PROG9_MPEAR	Reserved	0x47FF_FFFF	N/A	0x0000_0000	N/A	0x0253_0BFF
PROG10_MPEAR	Reserved	0x4FFF_FFFF	N/A	0x0000_0000	N/A	0x0253_FFFF
PROG11_MPEAR	Reserved	0x57FF_FFFF	N/A	0x0000_0000	N/A	0x0260_BFFF
PROG12_MPEAR	Reserved	0x5FFF_FFFF	N/A	0x0000_0000	N/A	0x0262_0FFF
PROG13_MPEAR	Reserved	0x67FF_FFFF	N/A	0x0000_0000	N/A	0x03FF_FFFF
PROG14_MPEAR	Reserved	0x6FFF_FFFF	N/A	0x0000_0000	N/A	0x021E_1FFF
PROG15_MPEAR	Reserved	0x7FFF_FFFF	N/A	0x0000_0000	N/A	0x026F_FFFF

**End of Table 6-16**

**Table 6-17 MPU12-MPU14 Programmable Range *n* End Address Register (PROG<sub>*n*</sub>\_MPEAR) Reset Values**

Register	MPU12	MPU13	MPU14
PROG0_MPEAR	0x2100_07FF	0x2100_07FF	0x2100_0AFF
PROG1_MPEAR	0x0000_0000	0x0000_0000	0x0000_0000
PROG2_MPEAR	N/A	N/A	N/A
PROG3_MPEAR	N/A	N/A	N/A
PROG4_MPEAR	N/A	N/A	N/A
PROG5_MPEAR	N/A	N/A	N/A
PROG6_MPEAR	N/A	N/A	N/A
PROG7_MPEAR	N/A	N/A	N/A
PROG8_MPEAR	N/A	N/A	N/A
PROG9_MPEAR	N/A	N/A	N/A
PROG10_MPEAR	N/A	N/A	N/A
PROG11_MPEAR	N/A	N/A	N/A
PROG12_MPEAR	N/A	N/A	N/A
PROG13_MPEAR	N/A	N/A	N/A
PROG14_MPEAR	N/A	N/A	N/A
PROG15_MPEAR	N/A	N/A	N/A
<b>End of Table 6-17</b>			

**6.2.2.3 Programmable Range *n* Memory Protection Page Attribute Register (PROG<sub>*n*</sub>\_MPPAR)**

The programmable address memory protection page attribute register holds the permissions for the region. This register is writeable only by a non-debug supervisor entity. If NS = 0 (secure mode) then the register is also writeable only by a non-debug secure entity. The NS bit is writeable only by a non-debug secure entity. For debug accesses, the register is writeable only when NS = 1 or EMU = 1.

**Figure 6-4 Programmable Range *n* Memory Protection Page Attribute Register (PROG<sub>*n*</sub>\_MPPAR)**

31				26				25				24				23				22				21				20				19				18				17				16				15											
Reserved												AID15	AID14	AID13	AID12	AID11	AID10	AID9	AID8	AID7	AID6	AID5																																					
R												R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																																					
14				13				12				11				10				9				8				7				6				5				4				3				2				1				0			
AID4	AID3	AID2	AID1	AID0	AIDX	Reserved				NS	EMU	SR	SW	SX	UR	UW	UX																																										
R/W	R/W	R/W	R/W	R/W	R/W	R				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																																									

Legend: R = Read only; R/W = Read/Write

**Table 6-18 Programmable Range *n* Memory Protection Page Attribute Register Field Descriptions (Part 1 of 3)**

Bits	Name	Description
31 – 26	Reserved	Reserved. Always read as 0.
25	AID15	Controls access from ID = 15 0 = Access is not checked for permissions 1 = Access is checked for permissions
24	AID14	Controls access from ID = 14 0 = Access is not checked for permissions 1 = Access is checked for permissions



**Table 6-18 Programmable Range *n* Memory Protection Page Attribute Register Field Descriptions (Part 2 of 3)**

Bits	Name	Description
23	AID13	Controls access from ID = 13 0 = Access is not checked for permissions 1 = Access is checked for permissions
22	AID12	Controls access from ID = 12 0 = Access is not checked for permissions 1 = Access is checked for permissions
21	AID11	Controls access from ID = 11 0 = Access is not checked for permissions 1 = Access is checked for permissions
20	AID10	Controls access from ID = 10 0 = Access is not checked for permissions 1 = Access is checked for permissions
19	AID9	Controls access from ID = 9 0 = Access is not checked for permissions 1 = Access is checked for permissions
18	AID8	Controls access from ID = 8 0 = Access is not checked for permissions 1 = Access is checked for permissions
17	AID7	Controls access from ID = 7 0 = Access is not checked for permissions 1 = Access is checked for permissions
16	AID6	Controls access from ID = 6 0 = Access is not checked for permissions 1 = Access is checked for permissions
15	AID5	Controls access from ID = 5 0 = Access is not checked for permissions 1 = Access is checked for permissions
14	AID4	Controls access from ID = 4 0 = Access is not checked for permissions 1 = Access is checked for permissions
13	AID3	Controls access from ID = 3 0 = Access is not checked for permissions 1 = Access is checked for permissions
12	AID2	Controls access from ID = 2 0 = Access is not checked for permissions 1 = Access is checked for permissions
11	AID1	Controls access from ID = 1 0 = Access is not checked for permissions 1 = Access is checked for permissions
10	AID0	Controls access from ID = 0 0 = Access is not checked for permissions 1 = Access is checked for permissions
9	AIDX	Controls access from ID > 15 0 = Access is not checked for permissions 1 = Access is checked for permissions
8	Reserved	Reserved. Always reads as 0.
7	NS	Non-secure access permission 0 = Only secure access allowed 1 = Non-secure access allowed
6	EMU	Emulation (debug) access permission. This bit is ignored if NS = 1 0 = Debug access not allowed 1 = Debug access allowed

**Table 6-18 Programmable Range *n* Memory Protection Page Attribute Register Field Descriptions (Part 3 of 3)**

Bits	Name	Description
5	SR	Supervisor Read permission 0 = Access not allowed 1 = Access allowed
4	SW	Supervisor Write permission 0 = Access not allowed 1 = Access allowed
3	SX	Supervisor Execute permission 0 = Access not allowed 1 = Access allowed
2	UR	User Read permission 0 = Access not allowed 1 = Access allowed
1	UW	User Write permission 0 = Access not allowed 1 = Access allowed
0	UX	User Execute permission 0 = Access not allowed 1 = Access allowed

**End of Table 6-181**

**Table 6-19 MPU0-MPU5 Programmable Range *n* Memory Protection Page Attribute Register (PROG<sub>*n*</sub>\_MPPAR) Reset Values**

Register	MPU0	MPU1	MPU2	MPU3	MPU4	MPU5
PROG0_MPPAR	0x03FF_FCB6	0x03FF_FCB6	0x03FF_FCB6	0x03FF_FCB6	0x03FF_FCB6	0x03FF_FCB4
PROG1_MPPAR	0x03FF_FCB6	0x03FF_FCB4	0x03FF_FCB4	0x03FF_FCB6	0x03FF_FCB6	0x03FF_FCB4
PROG2_MPPAR	0x03FF_FCB6	0x03FF_FCA4	0x03FF_FCA4	N/A	0x03FF_FCB6	0x03FF_FCA4
PROG3_MPPAR	0x03FF_FCB6	0x03FF_FCB4	0x03FF_FCB4	N/A	0x03FF_FCB6	0x03FF_FCF4
PROG4_MPPAR	0x03FF_FCB6	0x03FF_FCF4	0x03FF_FCF4	N/A	N/A	0x03FF_FCB4
PROG5_MPPAR	0x03FF_FCB6	0x03FF_FCB4	0x03FF_FCB4	N/A	N/A	0x03FF_FCB4
PROG6_MPPAR	0x03FF_FCB6	0x03FF_FCB4	0x03FF_FCB4	N/A	N/A	0x03FF_FCB4
PROG7_MPPAR	0x03FF_FCB6	0x03FF_FCB4	0x03FF_FCB4	N/A	N/A	0x03FF_FCB4
PROG8_MPPAR	0x03FF_FCB6	0x03FF_FCB4	0x03FF_FCB4	N/A	N/A	0x03FF_FCF4
PROG9_MPPAR	0x03FF_FCB6	0x03FF_FCF4	0x03FF_FCF4	N/A	N/A	0x03FF_FCB4
PROG10_MPPAR	0x03FF_FCB6	0x03FF_FCB4	0x03FF_FCB4	N/A	N/A	0x03FF_FCF4
PROG11_MPPAR	0x03FF_FCB6	0x03FF_FCF4	0x03FF_FCF4	N/A	N/A	0x03FF_FCF4
PROG12_MPPAR	0x03FF_FCB4	0x03FF_FCA4	0x03FF_FCA4	N/A	N/A	0x03FF_FCA4
PROG13_MPPAR	0x03FF_FCB6	0x03FF_FCB6	0x03FF_FCB6	N/A	N/A	0x03FF_FCB6
PROG14_MPPAR	0x03FF_FCB0	0x03FF_FCA4	0x03FF_FCB6	N/A	N/A	0x03FF_FCA4
PROG15_MPPAR	0x03FF_FCB6	0x03FF_FCA4	0x03FF_FCB6	N/A	N/A	0x03FF_FCA4

**End of Table 6-19**

**Table 6-20 MPU6-MPU11 Programmable Range *n* Memory Protection Page Attribute Register (PROG<sub>*n*</sub>\_MPPAR) Reset Values**

Register	MPU6	MPU7	MPU8	MPU9	MPU10	MPU11
PROG0_MPPAR	Reserved	0x03FF_FCB6	0x03FF_FCBF	0x03FF_FCB6	0x03FF_FCB6	0x03FF_FCB6
PROG1_MPPAR	Reserved	0x03FF_FCBF	0x03FF_FCBF	0x03FF_FCB6	0x03FF_FCB6	0x03FF_FCB0
PROG2_MPPAR	Reserved	0x03FF_FCBF	0x03FF_FCBF	0x03FF_FCB6	N/A	0x03FF_FCB6
PROG3_MPPAR	Reserved	0x03FF_FCBF	0x03FF_FCBF	0x03FF_FCB6	N/A	0x03FF_FCB0
PROG4_MPPAR	Reserved	0x03FF_FCBF	0x03FF_FCBF	0x03FF_FCB6	N/A	0x03FF_FCB0
PROG5_MPPAR	Reserved	0x03FF_FCBF	0x03FF_FCBF	0x03FF_FCB6	N/A	0x03FF_FCB6
PROG6_MPPAR	Reserved	0x03FF_FCBF	0x03FF_FCBF	0x03FF_FCB6	N/A	0x03FF_FCB6
PROG7_MPPAR	Reserved	0x03FF_FCBF	0x03FF_FCB6	0x03FF_FCB6	N/A	0x03FF_FCB0
PROG8_MPPAR	Reserved	0x03FF_FCBF	N/A	0x03FF_FCB6	N/A	0x03FF_FCB0
PROG9_MPPAR	Reserved	0x03FF_FCBF	N/A	0x03FF_FCB6	N/A	0x03FF_FCB6
PROG10_MPPAR	Reserved	0x03FF_FCBF	N/A	0x03FF_FCB6	N/A	0x03FF_FCB6
PROG11_MPPAR	Reserved	0x03FF_FCBF	N/A	0x03FF_FCB6	N/A	0x03FF_FCB6
PROG12_MPPAR	Reserved	0x03FF_FCBF	N/A	0x03FF_FCB6	N/A	0x03FF_FCB0
PROG13_MPPAR	Reserved	0x03FF_FCBF	N/A	0x03FF_FCB6	N/A	0x03FF_FCB6
PROG14_MPPAR	Reserved	0x03FF_FCBF	N/A	0x03FF_FCB6	N/A	0x03FF_FCB0
PROG15_MPPAR	Reserved	0x03FF_FCBF	N/A	0x03FF_FCB6	N/A	0x03FF_FCB6
<b>End of Table 6-20</b>						

**Table 6-21 MPU12-MPU14 Programmable Range *n* Memory Protection Page Attribute Register (PROG<sub>*n*</sub>\_MPPAR) Reset Values**

Register	MPU12	MPU13	MPU14
PROG0_MPPAR	0x03FF_FCB6	0x03FF_FCB6	0x03FF_FCB6
PROG1_MPPAR	0x03FF_FCBF	0x03FF_FCBF	0x03FF_FCBF
PROG2_MPPAR	Reserved	Reserved	Reserved
PROG3_MPPAR	N/A	N/A	N/A
PROG4_MPPAR	N/A	N/A	N/A
PROG5_MPPAR	N/A	N/A	N/A
PROG6_MPPAR	N/A	N/A	N/A
PROG7_MPPAR	N/A	N/A	N/A
PROG8_MPPAR	N/A	N/A	N/A
PROG9_MPPAR	N/A	N/A	N/A
PROG10_MPPAR	N/A	N/A	N/A
PROG11_MPPAR	N/A	N/A	N/A
PROG12_MPPAR	N/A	N/A	N/A
PROG13_MPPAR	N/A	N/A	N/A
PROG14_MPPAR	N/A	N/A	N/A
PROG15_MPPAR	N/A	N/A	N/A
<b>End of Table 6-21</b>			

## 6.3 Interrupts

This section discusses the interrupt sources, controller, and topology. Also provided are tables describing the interrupt events.

### 6.3.1 Interrupt Sources and Interrupt Controller

The CPU interrupts on the TCI6636K2H device are configured through the C66x CorePac Interrupt Controller. The Interrupt Controller allows for up to 128 system events to be programmed to any of the 12 CPU interrupt inputs (CPUINT4 - CPUINT15), the CPU exception input (EXCEP), or the advanced emulation logic. The 128 system events consist of both internally-generated events (within the CorePac) and chip-level events.

Additional system events are routed to each of the C66x CorePacs to provide chip-level events that are not required as CPU interrupts/exceptions to be routed to the Interrupt Controller as emulation events. In addition, error-class events or infrequently used events are also routed through the system event router to offload the C66x CorePac interrupt selector. This is accomplished through the CorePac Interrupt Controller blocks, CIC[2:0]. This is clocked using CPU/6.

The event controllers consist of simple combination logic to provide additional events to each C66x CorePac, ARM GIC (ARM Generic Interrupt Controller) plus the EDMA3CC. CIC0 has 104 event outputs which provides 20 broadcast events and 18 additional events to each of the C66x CorePacs, 0 through 3. Similarly, CIC1 has 104 event outputs which provides 20 broadcast events and 18 additional events to each of the C66x CorePacs, 4 through 7. CIC2 has 103 event outputs which provides 8, 20, 8, 8, 8, and 16 events to EDMA3CC0, EDMA3CC1, EDMA3CC2, EDMA3CC3, EDMA3CC4, and HyperLinks respectively.

The events that are routed to the C66x CorePacs for Advanced Event Triggering (AET) purposes from those EDMA3CC and FSYNC events that are not otherwise provided to each C66x CorePac.


Modules such as FFTC, TCP3d, TAC, AIF, CP\_MPU, BOOT\_CFG, and CP\_Tracer have level interrupts and EOI handshaking interface. The EOI value is 0 for TCP3d\_x, TAC, AIF, CP\_MPU, BOOT\_CFG, and CP\_Tracer.

For FFTC:

- the EOI value is 0 for FFTC\_x\_INTD\_INTR0,
- the EOI value is 1 for FFTC\_x\_INTD\_INTR1,
- the EOI value is 2 for FFTC\_x\_INTD\_INTR2
- the EOI value is 3 for FFTC\_x\_INTD\_INTR3 (where FFTC\_x can be FFTC\_0, FFTC\_1, FFTC\_2 or FFTC\_3)

Figure 6-5 shows the TCI6636K2H interrupt topology.

Figure 6-5 Interrupt Topology



6636-38

Table 6-22 shows the mapping of system events.

**Table 6-22 System Event Mapping — C66x CorePac Primary Interrupts (Part 1 of 3)**

Event No.	Event Name	Description
0	EVT0	Event combiner 0 output
1	EVT1	Event combiner 1 output
2	EVT2	Event combiner 2 output
3	EVT3	Event combiner 3 output
4	TETB_HFULLINTN	TETB is half full
5	TETB_FULLINTN	TETB is full
6	TETB_ACQINTN	TETB Acquisition complete interrupt
7	TETB_OVFLINTN	TETB Overflow condition interrupt
8	TETB_UNFLINTN	TETB Underflow condition interrupt
9	EMU_DTDMA	Emulation interrupt for host scan, DTDMA transfer complete and AET
10	MSMC_MPF_ERRORN	Memory protection fault indicators for system master PrivID = 0 (C66x CorePac)
11	EMU_RTDXRX	Reserved
12	EMU_RTDXTX	Reserved
13	IDMA0	IDMA channel 0 interrupt
14	IDMA1	IDMA channel 1 interrupt
15	SEM_ERRN	Semaphore error interrupt
16	SEM_INTN	Semaphore interrupt
17	PCIE_INT4_PLUS_N	PCIE0 MSI interrupt
18	Reserved	Reserved
19	RAC_0_INT	RAC interrupt
20	SRIO_INTDST16_PLUS_N	SRIO interrupt
21	Reserved	Reserved
22	RAC_1_INT	RAC interrupt
23	CIC_OUT35	CIC Interrupt Controller output <sup>(1)</sup>
24	CIC_2_OUT102	CIC Interrupt Controller output
25	CIC_2_OUT94_PLUS_N	CIC Interrupt Controller output
26	CIC_OUT68_PLUS_10_MUL_N	CIC Interrupt Controller output <sup>(1)</sup>
27	CIC_OUT69_PLUS_10_MUL_N	CIC Interrupt Controller output <sup>(1)</sup>
28	CIC_OUT70_PLUS_10_MUL_N	CIC Interrupt Controller output <sup>(1)</sup>
29	CIC_OUT71_PLUS_10_MUL_N	CIC Interrupt Controller output <sup>(1)</sup>
30	CIC_OUT72_PLUS_10_MUL_N	CIC Interrupt Controller output <sup>(1)</sup>
31	CIC_OUT73_PLUS_10_MUL_N	CIC Interrupt Controller output <sup>(1)</sup>
32	CIC_OUT16	CIC Interrupt Controller output <sup>(1)</sup>
33	CIC_OUT17	CIC Interrupt Controller output <sup>(1)</sup>
34	CIC_OUT18	CIC Interrupt Controller output <sup>(1)</sup>
35	CIC_OUT19	CIC Interrupt Controller output <sup>(1)</sup>
36	CIC_OUT20	CIC Interrupt Controller output <sup>(1)</sup>
37	CIC_OUT21	CIC Interrupt Controller output <sup>(1)</sup>
38	CIC_OUT22	CIC Interrupt Controller output <sup>(1)</sup>
39	CIC_OUT23	CIC Interrupt Controller output <sup>(1)</sup>
40	CIC_OUT32	CIC Interrupt Controller output <sup>(1)</sup>

**Table 6-22 System Event Mapping — C66x CorePac Primary Interrupts (Part 2 of 3)**

Event No.	Event Name	Description
41	CIC_OUT33	CIC Interrupt Controller output <sup>(1)</sup>
42	CIC_OUT13_PLUS_16_MUL_N	CIC Interrupt Controller output <sup>(1)</sup>
43	CIC_OUT14_PLUS_16_MUL_N	CIC Interrupt Controller output <sup>(1)</sup>
44	CIC_OUT15_PLUS_16_MUL_N	CIC Interrupt Controller output <sup>(1)</sup>
45	CIC_OUT64_PLUS_10_MUL_N	CIC Interrupt Controller output <sup>(1)</sup>
46	CIC_OUT65_PLUS_10_MUL_N	CIC Interrupt Controller output <sup>(1)</sup>
47	CIC_OUT66_PLUS_10_MUL_N	CIC Interrupt Controller output <sup>(1)</sup>
48	QMSS_INTD_1_HIGH_N	Navigator 1 accumulated hi-priority interrupt 0
49	QMSS_INTD_1_HIGH_8_PLUS_N	Navigator 1 accumulated hi-priority interrupt 8
50	QMSS_INTD_1_HIGH_16_PLUS_N	Navigator 1 accumulated hi-priority interrupt 16
51	QMSS_INTD_1_HIGH_24_PLUS_N	Navigator 1 accumulated hi-priority interrupt 24
52	QMSS_INTD_2_HIGH_N	Navigator 2 accumulated hi-priority interrupt 0
53	QMSS_INTD_2_HIGH_8_PLUS_N	Navigator 2 accumulated hi-priority interrupt 8
54	QMSS_INTD_2_HIGH_16_PLUS_N	Navigator 2 accumulated hi-priority interrupt 16
55	QMSS_INTD_2_HIGH_24_PLUS_N	Navigator 2 accumulated hi-priority interrupt 24
56	CIC_OUT0	CIC Interrupt Controller output <sup>(1)</sup>
57	CIC_OUT1	CIC Interrupt Controller output <sup>(1)</sup>
58	CIC_OUT2	CIC Interrupt Controller output <sup>(1)</sup>
59	CIC_OUT3	CIC Interrupt Controller output <sup>(1)</sup>
60	CIC_OUT4	CIC Interrupt Controller output <sup>(1)</sup>
61	CIC_OUT5	CIC Interrupt Controller output <sup>(1)</sup>
62	CIC_OUT6	CIC Interrupt Controller output <sup>(1)</sup>
63	CIC_OUT7	CIC Interrupt Controller output <sup>(1)</sup>
64	TIMER_N_INTL	Local timer interrupt low
65	TIMER_N_INTH	Local timer interrupt high
66	TIMER_8_INTL	Timer interrupt low
67	TIMER_8_INTH	Timer interrupt high
68	TIMER_9_INTL	Timer interrupt low
69	TIMER_9_INTH	Timer interrupt high
70	TIMER_10_INTL	Timer interrupt low
71	TIMER_10_INTH	Timer interrupt high
72	TIMER_11_INTL	Timer interrupt low
73	TIMER_11_INTH	Timer interrupt high
74	CIC_OUT8_PLUS_16_MUL_N	CIC Interrupt Controller output <sup>(1)</sup>
75	CIC_OUT9_PLUS_16_MUL_N	CIC Interrupt Controller output <sup>(1)</sup>
76	CIC_OUT10_PLUS_16_MUL_N	CIC Interrupt Controller output <sup>(1)</sup>
77	CIC_OUT11_PLUS_16_MUL_N	CIC Interrupt Controller output <sup>(1)</sup>
78	TIMER_14_INTL	Timer interrupt low
79	TIMER_14_INTH	Timer interrupt high
80	TIMER_15_INTL	Timer interrupt low
81	TIMER_15_INTH	Timer interrupt high
82	GPIO_INT8	Local GPIO interrupt
83	GPIO_INT9	Local GPIO interrupt
84	GPIO_INT10	Local GPIO interrupt

**Table 6-22 System Event Mapping — C66x CorePac Primary Interrupts (Part 3 of 3)**

Event No.	Event Name	Description
85	GPIO_INT11	Local GPIO interrupt
86	GPIO_INT12	Local GPIO interrupt
87	AIF_ATEVT0	AIF Timer event
88	AIF_ATEVT1	AIF Timer event
89	AIF_ATEVT2	AIF Timer event
90	AIF_ATEVT3	AIF Timer event
91	AIF_ATEVT4	AIF Timer event
92	AIF_ATEVT5	AIF Timer event
93	AIF_ATEVT6	AIF Timer event
94	AIF_ATEVT7	AIF Timer event
95	CIC_OUT67_PLUS_10_MUL_N	CIC Interrupt Controller output <sup>(1)</sup>
96	INTERR	Dropped C66x CorePac interrupt event
97	EMC_IDMAERR	Invalid IDMA parameters
98	Reserved	Reserved
99	CIC_2_SPECIAL_BROADCAST	CIC Interrupt Controller output
100	EFIINT0	EFI interrupt from Side A
101	EFIINT1	EFI interrupt from Side B
102	GPIO_INT13	Local GPIO interrupt
103	GPIO_INT14	Local GPIO interrupt
104	GPIO_INT15	Local GPIO interrupt
105	IPC_GRN	Boot CFG
106	GPIO_INTN	GPIO interrupt
107	CIC_OUT12_PLUS_16_MUL_N	CIC Interrupt Controller output <sup>(1)</sup>
108	CIC_OUT34	CIC Interrupt Controller output <sup>(1)</sup>
109	CIC_2_OUT13	CIC Interrupt Controller output <sup>(1)</sup>
110	MDMAERREVT	DMA internal bus error event
111	Reserved	Reserved
112	EDMACC_0_4_TC_AET_INT	EDMA3CC0_4 AET event
113	PMC_ED	Single bit error detected during DMA read
114	EDMACC_1_2_TC_AET_INT	EDMA3CC1_2 AET event
115	EDMACC_1_3_TC_AET_INT	EDMA3CC3_4 AET event
116	UMC_ED1	Corrected bit error detected
117	UMC_ED2	Uncorrected bit error detected
118	PDC_INT	Power down sleep interrupt
119	SYS_CMPA	SYS CPU MP fault event
120	PMC_CMPA	CPU memory protection fault
121	PMC_DMPA	DMA memory protection fault
122	DMC_CMPA	CPU memory protection fault
123	DMC_DMPA	DMA memory protection fault
124	UMC_CMPA	CPU memory protection fault
125	UMC_DMPA	DMA memory protection fault
126	EMC_CMPA	CPU memory protection fault
127	EMC_BUSERR	Bus error interrupt
<b>End of Table 6-22</b>		



1 For C66x CorePac[0-3], this generic primary interrupt comes from CIC0 and for C66x CorePac[4-7], this generic primary interrupt comes from CIC1.

Table 6-24 list the ARM CorePac interrupt inputs.



**Note**—Event No. 0 is identical to ARM GIC interrupt ID 0.

**Table 6-23 System Event Mapping — ARM CorePac Interrupts (Part 1 of 12)**

Event No.	Event Name	Description
0	RSTMUX_INT8	Boot config watchdog timer expiration (timer 16) event for ARM Core 0
1	RSTMUX_INT9	Boot config watchdog timer expiration (timer 17) event for ARM Core 1
2	RSTMUX_INT10	Boot config watchdog timer expiration (timer 18) event for ARM Core 2
3	RSTMUX_INT11	Boot config watchdog timer expiration (timer 19) event for ARM Core 3
4	IPC_GR8	Boot config IPCG
5	IPC_GR9	Boot config IPCG
6	IPC_GR10	Boot config IPCG
7	IPC_GR11	Boot config IPCG
8	SEM_INT8	Semaphore interrupt
9	SEM_INT9	Semaphore interrupt
10	SEM_INT10	Semaphore interrupt
11	SEM_INT11	Semaphore interrupt
12	SEM_ERR8	Semaphore error interrupt
13	SEM_ERR9	Semaphore error interrupt
14	SEM_ERR10	Semaphore error interrupt
15	SEM_ERR11	Semaphore error interrupt
16	MSMC_MPF_ERROR8	Memory protection fault indicators for system master PrivID = 8
17	MSMC_MPF_ERROR9	Memory protection fault indicators for system master PrivID = 9
18	MSMC_MPF_ERROR10	Memory protection fault indicators for system master PrivID = 10
19	MSMC_MPF_ERROR11	Memory protection fault indicators for system master PrivID = 11
20	ARM_NPMUIRQ0	ARM performance monitoring unit interrupt request
21	ARM_NPMUIRQ1	ARM performance monitoring unit interrupt request
22	ARM_NPMUIRQ2	ARM performance monitoring unit interrupt request
23	ARM_NPMUIRQ3	ARM performance monitoring unit interrupt request
24	ARM_NINTERRIRQ	ARM internal memory ECC error interrupt request
25	ARM_NAXIERRIRQ	ARM bus error interrupt request
26	PCIE_INT0	PCIE legacy INTA interrupt
27	PCIE_INT1	PCIE legacy INTB interrupt
28	PCIE_INT2	PCIE legacy INTC interrupt
29	PCIE_INT3	PCIE legacy INTD interrupt
30	PCIE_INT4	PCIE MSI interrupt
31	PCIE_INT5	PCIE MSI interrupt
32	PCIE_INT6	PCIE MSI interrupt
33	PCIE_INT7	PCIE MSI interrupt
34	PCIE_INT8	PCIE MSI interrupt
35	PCIE_INT9	PCIE MSI interrupt
36	PCIE_INT10	PCIE MSI interrupt
37	PCIE_INT11	PCIE MSI interrupt

**Table 6-23 System Event Mapping — ARM CorePac Interrupts (Part 2 of 12)**

Event No.	Event Name	Description
38	PCIE_INT12	PCIE error interrupt
39	PCIE_INT13	PCIE power management interrupt
40	QMSS_QUE_PEND_658	Navigator transmit queue pending event for indicated queue
41	QMSS_QUE_PEND_659	Navigator transmit queue pending event for indicated queue
42	QMSS_QUE_PEND_660	Navigator transmit queue pending event for indicated queue
43	QMSS_QUE_PEND_661	Navigator transmit queue pending event for indicated queue
44	QMSS_QUE_PEND_662	Navigator transmit queue pending event for indicated queue
45	QMSS_QUE_PEND_663	Navigator transmit queue pending event for indicated queue
46	QMSS_QUE_PEND_664	Navigator transmit queue pending event for indicated queue
47	QMSS_QUE_PEND_665	Navigator transmit queue pending event for indicated queue
48	QMSS_QUE_PEND_8704	Navigator transmit queue pending event for indicated queue
49	QMSS_QUE_PEND_8705	Navigator transmit queue pending event for indicated queue
50	QMSS_QUE_PEND_8706	Navigator transmit queue pending event for indicated queue
51	QMSS_QUE_PEND_8707	Navigator transmit queue pending event for indicated queue
52	QMSS_QUE_PEND_8708	Navigator transmit queue pending event for indicated queue
53	QMSS_QUE_PEND_8709	Navigator transmit queue pending event for indicated queue
54	QMSS_QUE_PEND_8710	Navigator transmit queue pending event for indicated queue
55	QMSS_QUE_PEND_8711	Navigator transmit queue pending event for indicated queue
56	QMSS_QUE_PEND_8712	Navigator transmit queue pending event for indicated queue
57	QMSS_QUE_PEND_8713	Navigator transmit queue pending event for indicated queue
58	QMSS_QUE_PEND_8714	Navigator transmit queue pending event for indicated queue
59	QMSS_QUE_PEND_8715	Navigator transmit queue pending event for indicated queue
60	QMSS_QUE_PEND_8716	Navigator transmit queue pending event for indicated queue
61	QMSS_QUE_PEND_8717	Navigator transmit queue pending event for indicated queue
62	QMSS_QUE_PEND_8718	Navigator transmit queue pending event for indicated queue
63	QMSS_QUE_PEND_8719	Navigator transmit queue pending event for indicated queue
64	QMSS_QUE_PEND_8720	Navigator transmit queue pending event for indicated queue
65	QMSS_QUE_PEND_8721	Navigator transmit queue pending event for indicated queue
66	QMSS_QUE_PEND_8722	Navigator transmit queue pending event for indicated queue
67	QMSS_QUE_PEND_8723	Navigator transmit queue pending event for indicated queue
68	QMSS_QUE_PEND_8724	Navigator transmit queue pending event for indicated queue
69	QMSS_QUE_PEND_8725	Navigator transmit queue pending event for indicated queue
70	QMSS_QUE_PEND_8726	Navigator transmit queue pending event for indicated queue
71	QMSS_QUE_PEND_8727	Navigator transmit queue pending event for indicated queue
72	QMSS_QUE_PEND_8728	Navigator transmit queue pending event for indicated queue
73	QMSS_QUE_PEND_8729	Navigator transmit queue pending event for indicated queue
74	QMSS_QUE_PEND_8730	Navigator transmit queue pending event for indicated queue
75	QMSS_QUE_PEND_8731	Navigator transmit queue pending event for indicated queue
76	QMSS_QUE_PEND_8732	Navigator transmit queue pending event for indicated queue
77	QMSS_QUE_PEND_8733	Navigator transmit queue pending event for indicated queue
78	QMSS_QUE_PEND_8734	Navigator transmit queue pending event for indicated queue
79	QMSS_QUE_PEND_8735	Navigator transmit queue pending event for indicated queue
80	TIMER_0_INTL	Timer interrupt low
81	TIMER_0_INTH	Timer interrupt high

**Table 6-23 System Event Mapping — ARM CorePac Interrupts (Part 3 of 12)**

Event No.	Event Name	Description
82	TIMER_1_INTL	Timer interrupt low
83	TIMER_1_INTH	Timer interrupt high
84	TIMER_2_INTL	Timer interrupt low
85	TIMER_2_INTH	Timer interrupt high
86	TIMER_3_INTL	Timer interrupt low
87	TIMER_3_INTH	Timer interrupt high
88	TIMER_4_INTL	Timer interrupt low
89	TIMER_4_INTH	Timer interrupt high
90	TIMER_5_INTL	Timer interrupt low
91	TIMER_5_INTH	Timer interrupt high
92	TIMER_6_INTL	Timer interrupt low
93	TIMER_6_INTH	Timer interrupt high
94	TIMER_7_INTL	Timer interrupt low
95	TIMER_7_INTH	Timer interrupt high
96	TIMER_8_INTL	Timer interrupt low
97	TIMER_8_INTH	Timer interrupt high
98	TIMER_9_INTL	Timer interrupt low
99	TIMER_9_INTH	Timer interrupt high
100	TIMER_10_INTL	Timer interrupt low
101	TIMER_10_INTH	Timer interrupt high
102	TIMER_11_INTL	Timer interrupt low
103	TIMER_11_INTH	Timer interrupt high
104	TIMER_12_INTL	Timer interrupt low
105	TIMER_12_INTH	Timer interrupt high
106	TIMER_13_INTL	Timer interrupt low
107	TIMER_13_INTH	Timer interrupt high
108	TIMER_14_INTL	Timer interrupt low
109	TIMER_14_INTH	Timer interrupt high
110	TIMER_15_INTL	Timer interrupt low
111	TIMER_15_INTH	Timer interrupt high
112	TIMER_16_INTL	Timer interrupt low
113	TIMER_16_INTH	Timer interrupt high
114	TIMER_17_INTL	Timer interrupt low
115	TIMER_17_INTH	Timer interrupt high
116	TIMER_18_INTL	Timer interrupt low
117	TIMER_18_INTH	Timer interrupt high
118	TIMER_19_INTL	Timer interrupt low
119	TIMER_19_INTH	Timer interrupt high
120	GPIO_INT0	GPIO interrupt
121	GPIO_INT1	GPIO interrupt
122	GPIO_INT2	GPIO interrupt
123	GPIO_INT3	GPIO interrupt
124	GPIO_INT4	GPIO interrupt
125	GPIO_INT5	GPIO interrupt

**Table 6-23 System Event Mapping — ARM CorePac Interrupts (Part 4 of 12)**

Event No.	Event Name	Description
126	GPIO_INT6	GPIO interrupt
127	GPIO_INT7	GPIO interrupt
128	GPIO_INT8	GPIO interrupt
129	GPIO_INT9	GPIO interrupt
130	GPIO_INT10	GPIO interrupt
131	GPIO_INT11	GPIO interrupt
132	GPIO_INT12	GPIO interrupt
133	GPIO_INT13	GPIO interrupt
134	GPIO_INT14	GPIO interrupt
135	GPIO_INT15	GPIO interrupt
136	GPIO_INT16	GPIO interrupt
137	GPIO_INT17	GPIO interrupt
138	GPIO_INT18	GPIO interrupt
139	GPIO_INT19	GPIO interrupt
140	GPIO_INT20	GPIO interrupt
141	GPIO_INT21	GPIO interrupt
142	GPIO_INT22	GPIO interrupt
143	GPIO_INT23	GPIO interrupt
144	GPIO_INT24	GPIO interrupt
145	GPIO_INT25	GPIO interrupt
146	GPIO_INT26	GPIO interrupt
147	GPIO_INT27	GPIO interrupt
148	GPIO_INT28	GPIO interrupt
149	GPIO_INT29	GPIO interrupt
150	GPIO_INT30	GPIO interrupt
151	GPIO_INT31	GPIO interrupt
152	SRIO_INT00	SRIO interrupt
153	SRIO_INT01	SRIO interrupt
154	SRIO_INT02	SRIO interrupt
155	SRIO_INT03	SRIO interrupt
156	SRIO_INT04	SRIO interrupt
157	SRIO_INT05	SRIO interrupt
158	SRIO_INT06	SRIO interrupt
159	SRIO_INT07	SRIO interrupt
160	SRIO_INT08	SRIO interrupt
161	SRIO_INT09	SRIO interrupt
162	SRIO_INT10	SRIO interrupt
163	SRIO_INT11	SRIO interrupt
164	SRIO_INT12	SRIO interrupt
165	SRIO_INT13	SRIO interrupt
166	SRIO_INT14	SRIO interrupt
167	SRIO_INT15	SRIO interrupt
168	SRIO_INT16	SRIO interrupt
169	SRIO_INT17	SRIO interrupt

**Table 6-23 System Event Mapping — ARM CorePac Interrupts (Part 5 of 12)**

Event No.	Event Name	Description
170	SRIO_INT18	SRIO interrupt
171	SRIO_INT19	SRIO interrupt
172	SRIO_INT20	SRIO interrupt
173	SRIO_INT21	SRIO interrupt
174	SRIO_INT22	SRIO interrupt
175	SRIO_INT23	SRIO interrupt
176	SRIO_INT_PKTDMA_0	SRIO interrupt for Packet DMA starvation
177	QMSS_INTD_1_PKTDMA_0	Navigator interrupt for Packet DMA starvation
178	QMSS_INTD_1_PKTDMA_1	Navigator interrupt for Packet DMA starvation
179	QMSS_INTD_1_HIGH_0	Navigator hi interrupt
180	QMSS_INTD_1_HIGH_1	Navigator hi interrupt
181	QMSS_INTD_1_HIGH_2	Navigator hi interrupt
182	QMSS_INTD_1_HIGH_3	Navigator hi interrupt
183	QMSS_INTD_1_HIGH_4	Navigator hi interrupt
184	QMSS_INTD_1_HIGH_5	Navigator hi interrupt
185	QMSS_INTD_1_HIGH_6	Navigator hi interrupt
186	QMSS_INTD_1_HIGH_7	Navigator hi interrupt
187	QMSS_INTD_1_HIGH_8	Navigator hi interrupt
188	QMSS_INTD_1_HIGH_9	Navigator hi interrupt
189	QMSS_INTD_1_HIGH_10	Navigator hi interrupt
190	QMSS_INTD_1_HIGH_11	Navigator hi interrupt
191	QMSS_INTD_1_HIGH_12	Navigator hi interrupt
192	QMSS_INTD_1_HIGH_13	Navigator hi interrupt
193	QMSS_INTD_1_HIGH_14	Navigator hi interrupt
194	QMSS_INTD_1_HIGH_15	Navigator hi interrupt
195	QMSS_INTD_1_HIGH_16	Navigator hi interrupt
196	QMSS_INTD_1_HIGH_17	Navigator hi interrupt
197	QMSS_INTD_1_HIGH_18	Navigator hi interrupt
198	QMSS_INTD_1_HIGH_19	Navigator hi interrupt
199	QMSS_INTD_1_HIGH_20	Navigator hi interrupt
200	QMSS_INTD_1_HIGH_21	Navigator hi interrupt
201	QMSS_INTD_1_HIGH_22	Navigator hi interrupt
202	QMSS_INTD_1_HIGH_23	Navigator hi interrupt
203	QMSS_INTD_1_HIGH_24	Navigator hi interrupt
204	QMSS_INTD_1_HIGH_25	Navigator hi interrupt
205	QMSS_INTD_1_HIGH_26	Navigator hi interrupt
206	QMSS_INTD_1_HIGH_27	Navigator hi interrupt
207	QMSS_INTD_1_HIGH_28	Navigator hi interrupt
208	QMSS_INTD_1_HIGH_29	Navigator hi interrupt
209	QMSS_INTD_1_HIGH_30	Navigator hi interrupt
210	QMSS_INTD_1_HIGH_31	Navigator hi interrupt
211	QMSS_INTD_1_LOW_0	Navigator interrupt
212	QMSS_INTD_1_LOW_1	Navigator interrupt
213	QMSS_INTD_1_LOW_2	Navigator interrupt

**Table 6-23 System Event Mapping — ARM CorePac Interrupts (Part 6 of 12)**

Event No.	Event Name	Description
214	QMSS_INTD_1_LOW_3	Navigator interrupt
215	QMSS_INTD_1_LOW_4	Navigator interrupt
216	QMSS_INTD_1_LOW_5	Navigator interrupt
217	QMSS_INTD_1_LOW_6	Navigator interrupt
218	QMSS_INTD_1_LOW_7	Navigator interrupt
219	QMSS_INTD_1_LOW_8	Navigator interrupt
220	QMSS_INTD_1_LOW_9	Navigator interrupt
221	QMSS_INTD_1_LOW_10	Navigator interrupt
222	QMSS_INTD_1_LOW_11	Navigator interrupt
223	QMSS_INTD_1_LOW_12	Navigator interrupt
224	QMSS_INTD_1_LOW_13	Navigator interrupt
225	QMSS_INTD_1_LOW_14	Navigator interrupt
226	QMSS_INTD_1_LOW_15	Navigator interrupt
227	QMSS_INTD_2_PKTDMA_0	Navigator interrupt for Packet DMA starvation
228	QMSS_INTD_2_PKTDMA_1	Navigator interrupt for Packet DMA starvation
229	QMSS_INTD_2_HIGH_0	Navigator second hi interrupt
230	QMSS_INTD_2_HIGH_1	Navigator second hi interrupt
231	QMSS_INTD_2_HIGH_2	Navigator second hi interrupt
232	QMSS_INTD_2_HIGH_3	Navigator second hi interrupt
233	QMSS_INTD_2_HIGH_4	Navigator second hi interrupt
234	QMSS_INTD_2_HIGH_5	Navigator second hi interrupt
235	QMSS_INTD_2_HIGH_6	Navigator second hi interrupt
236	QMSS_INTD_2_HIGH_7	Navigator second hi interrupt
237	QMSS_INTD_2_HIGH_8	Navigator second hi interrupt
238	QMSS_INTD_2_HIGH_9	Navigator second hi interrupt
239	QMSS_INTD_2_HIGH_10	Navigator second hi interrupt
240	QMSS_INTD_2_HIGH_11	Navigator second hi interrupt
241	QMSS_INTD_2_HIGH_12	Navigator second hi interrupt
242	QMSS_INTD_2_HIGH_13	Navigator second hi interrupt
243	QMSS_INTD_2_HIGH_14	Navigator second hi interrupt
244	QMSS_INTD_2_HIGH_15	Navigator second hi interrupt
245	QMSS_INTD_2_HIGH_16	Navigator second hi interrupt
246	QMSS_INTD_2_HIGH_17	Navigator second hi interrupt
247	QMSS_INTD_2_HIGH_18	Navigator second hi interrupt
248	QMSS_INTD_2_HIGH_19	Navigator second hi interrupt
249	QMSS_INTD_2_HIGH_20	Navigator second hi interrupt
250	QMSS_INTD_2_HIGH_21	Navigator second hi interrupt
251	QMSS_INTD_2_HIGH_22	Navigator second hi interrupt
252	QMSS_INTD_2_HIGH_23	Navigator second hi interrupt
253	QMSS_INTD_2_HIGH_24	Navigator second hi interrupt
254	QMSS_INTD_2_HIGH_25	Navigator second hi interrupt
255	QMSS_INTD_2_HIGH_26	Navigator second hi interrupt
256	QMSS_INTD_2_HIGH_27	Navigator second hi interrupt
257	QMSS_INTD_2_HIGH_28	Navigator second hi interrupt

**Table 6-23 System Event Mapping — ARM CorePac Interrupts (Part 7 of 12)**

Event No.	Event Name	Description
258	QMSS_INTD_2_HIGH_29	Navigator second hi interrupt
259	QMSS_INTD_2_HIGH_30	Navigator second hi interrupt
260	QMSS_INTD_2_HIGH_31	Navigator second hi interrupt
261	QMSS_INTD_2_LOW_0	Navigator second interrupt
262	QMSS_INTD_2_LOW_1	Navigator second interrupt
263	QMSS_INTD_2_LOW_2	Navigator second interrupt
264	QMSS_INTD_2_LOW_3	Navigator second interrupt
265	QMSS_INTD_2_LOW_4	Navigator second interrupt
266	QMSS_INTD_2_LOW_5	Navigator second interrupt
267	QMSS_INTD_2_LOW_6	Navigator second interrupt
268	QMSS_INTD_2_LOW_7	Navigator second interrupt
269	QMSS_INTD_2_LOW_8	Navigator second interrupt
270	QMSS_INTD_2_LOW_9	Navigator second interrupt
271	QMSS_INTD_2_LOW_10	Navigator second interrupt
272	QMSS_INTD_2_LOW_11	Navigator second interrupt
273	QMSS_INTD_2_LOW_12	Navigator second interrupt
274	QMSS_INTD_2_LOW_13	Navigator second interrupt
275	QMSS_INTD_2_LOW_14	Navigator second interrupt
276	QMSS_INTD_2_LOW_15	Navigator second interrupt
277	UART_0_UARTINT	UART0 interrupt
278	UART_0_URXEVT	UART0 receive event
279	UART_0_UTXEVT	UART0 transmit event
280	UART_1_UARTINT	UART1 interrupt
281	UART_1_URXEVT	UART1 receive event
282	UART_1_UTXEVT	UART1 transmit event
283	I2C_0_INT	I2C interrupt
284	I2C_0_REVT	I2C receive event
285	I2C_0_XEVT	I2C transmit event
286	I2C_1_INT	I2C interrupt
287	I2C_1_REVT	I2C receive event
288	I2C_1_XEVT	I2C transmit event
289	I2C_2_INT	I2C interrupt
290	I2C_2_REVT	I2C receive event
291	I2C_2_XEVT	I2C transmit event
292	SPI_0_INT0	SPI interrupt
293	SPI_0_INT1	SPI interrupt
294	SPI_0_XEVT	SPI DMA TX event
295	SPI_0_REVT	SPI DMA RX event
296	SPI_1_INT0	SPI interrupt
297	SPI_1_INT1	SPI interrupt
298	SPI_1_XEVT	SPI DMA TX event
299	SPI_1_REVT	SPI DMA RX event
300	SPI_2_INT0	SPI interrupt
301	SPI_2_INT1	SPI interrupt

**Table 6-23 System Event Mapping — ARM CorePac Interrupts (Part 8 of 12)**

Event No.	Event Name	Description
302	SPI_2_XEVT	SPI DMA TX event
303	SPI_2_REVT	SPI DMA RX event
304	DBGTBR_DMAINT	Debug trace buffer (TBR) DMA event
305	DBGTBR_ACQCOMP	Debug trace buffer (TBR) Acquisition has been completed
306	ARM_TBR_DMA	ARM trace buffer (TBR) DMA event
307	ARM_TBR_ACQ	ARM trace buffer (TBR) Acquisition has been completed
308	NETCP_MDIO_LINK_INT0	Packet Accelerator subsystem MDIO interrupt
309	NETCP_MDIO_LINK_INT1	Packet Accelerator subsystem MDIO interrupt
310	NETCP_MDIO_USER_INT0	Packet Accelerator subsystem MDIO interrupt
311	NETCP_MDIO_USER_INT1	Packet Accelerator subsystem MDIO interrupt
312	NETCP_MISC_INT	Packet Accelerator subsystem MDIO interrupt
313	NETCP_PKTDMA_INT0	Packet Accelerator Packet DMA starvation interrupt
314	EDMACC_0_GINT	EDMA3CC0 global completion interrupt
315	EDMACC_0_TC_0_INT	EDMA3CC0 individual completion interrupt
316	EDMACC_0_TC_1_INT	EDMA3CC0 individual completion interrupt
317	EDMACC_0_TC_2_INT	EDMA3CC0 individual completion interrupt
318	EDMACC_0_TC_3_INT	EDMA3CC0 individual completion interrupt
319	EDMACC_0_TC_4_INT	EDMA3CC0 individual completion interrupt
320	EDMACC_0_TC_5_INT	EDMA3CC0 individual completion interrupt
321	EDMACC_0_TC_6_INT	EDMA3CC0 individual completion interrupt
322	EDMACC_0_TC_7_INT	EDMA3CC0 individual completion interrupt
323	EDMACC_1_GINT	EDMA3CC1 global completion interrupt
324	EDMACC_1_TC_0_INT	EDMA3CC1 individual completion interrupt
325	EDMACC_1_TC_1_INT	EDMA3CC1 individual completion interrupt
326	EDMACC_1_TC_2_INT	EDMA3CC1 individual completion interrupt
327	EDMACC_1_TC_3_INT	EDMA3CC1 individual completion interrupt
328	EDMACC_1_TC_4_INT	EDMA3CC1 individual completion interrupt
329	EDMACC_1_TC_5_INT	EDMA3CC1 individual completion interrupt
330	EDMACC_1_TC_6_INT	EDMA3CC1 individual completion interrupt
331	EDMACC_1_TC_7_INT	EDMA3CC1 individual completion interrupt
332	EDMACC_2_GINT	EDMA3CC2 global completion interrupt
333	EDMACC_2_TC_0_INT	EDMA3CC2 individual completion interrupt
334	EDMACC_2_TC_1_INT	EDMA3CC2 individual completion interrupt
335	EDMACC_2_TC_2_INT	EDMA3CC2 individual completion interrupt
336	EDMACC_2_TC_3_INT	EDMA3CC2 individual completion interrupt
337	EDMACC_2_TC_4_INT	EDMA3CC2 individual completion interrupt
338	EDMACC_2_TC_5_INT	EDMA3CC2 individual completion interrupt
339	EDMACC_2_TC_6_INT	EDMA3CC2 individual completion interrupt
340	EDMACC_2_TC_7_INT	EDMA3CC2 individual completion interrupt
341	EDMACC_3_GINT	EDMA3CC3 global completion interrupt
342	EDMACC_3_TC_0_INT	EDMA3CC3 individual completion interrupt
343	EDMACC_3_TC_1_INT	EDMA3CC3 individual completion interrupt
344	EDMACC_3_TC_2_INT	EDMA3CC3 individual completion interrupt
345	EDMACC_3_TC_3_INT	EDMA3CC3 individual completion interrupt



**Table 6-23 System Event Mapping — ARM CorePac Interrupts (Part 9 of 12)**

Event No.	Event Name	Description
346	EDMACC_3_TC_4_INT	EDMA3CC3 individual completion interrupt
347	EDMACC_3_TC_5_INT	EDMA3CC3 individual completion interrupt
348	EDMACC_3_TC_6_INT	EDMA3CC3 individual completion interrupt
349	EDMACC_3_TC_7_INT	EDMA3CC3 individual completion interrupt
350	EDMACC_4_GINT	EDMA3CC4 global completion interrupt
351	EDMACC_4_TC_0_INT	EDMA3CC4 individual completion interrupt
352	EDMACC_4_TC_1_INT	EDMA3CC4 individual completion interrupt
353	EDMACC_4_TC_2_INT	EDMA3CC4 individual completion interrupt
354	EDMACC_4_TC_3_INT	EDMA3CC4 individual completion interrupt
355	EDMACC_4_TC_4_INT	EDMA3CC4 individual completion interrupt
356	EDMACC_4_TC_5_INT	EDMA3CC4 individual completion interrupt
357	EDMACC_4_TC_6_INT	EDMA3CC4 individual completion interrupt
358	EDMACC_4_TC_7_INT	EDMA3CC4 individual completion interrupt
359	SR_0_PO_VCON_SMPSEERR_INT	SmartReflex SMPS Error interrupt
360	SR_0_SMARTREFLEX_INTREQ0	SmartReflex controller interrupt
361	SR_0_SMARTREFLEX_INTREQ1	SmartReflex controller interrupt
362	SR_0_SMARTREFLEX_INTREQ2	SmartReflex controller interrupt
363	SR_0_SMARTREFLEX_INTREQ3	SmartReflex controller interrupt
364	SR_0_VPNOSMPSACK	SmartReflex VPVOLTUPDATE has been asserted but SMPS has not been responded to in a defined time interval
365	SR_0_VPEQVALUE	SmartReflex SRSINTERUPT is asserted, but the new voltage is not different from the current SMPS voltage
366	SR_0_VPMAXVDD	SmartReflex The new voltage required is equal to or greater than MaxVdd
367	SR_0_VPMINVDD	SmartReflex The new voltage required is equal to or less than MinVdd
368	SR_0_VPINIDLE	SmartReflex. Indicating that the FSM of voltage processor is in idle
369	SR_0_VPOPPCHANGEDONE	SmartReflex Indicating that the average frequency error is within the desired limit
370	SR_0_VPSMPSACK	SmartReflex VPVOLTUPDATE asserted and SMPS has acknowledged in a defined time interval
371	SR_0_SR_TEMPESENSOR	SmartReflex temperature threshold crossing interrupt
372	SR_0_SR_TIMERINT	Smart Reflex internal timer expiration interrupt
373	SR_1_PO_VCON_SMPSEERR_INT	SmartReflex SMPS Error interrupt
374	SR_1_SMARTREFLEX_INTREQ0	SmartReflex controller interrupt
375	SR_1_SMARTREFLEX_INTREQ1	SmartReflex controller interrupt
376	SR_1_SMARTREFLEX_INTREQ2	SmartReflex controller interrupt
377	SR_1_SMARTREFLEX_INTREQ3	SmartReflex controller interrupt
378	SR_1_VPNOSMPSACK	SmartReflex VPVOLTUPDATE has been asserted but SMPS has not been responded to in a defined time interval
379	SR_1_VPEQVALUE	SmartReflex SRSINTERUPT is asserted, but the new voltage is not different from the current SMPS voltage
380	SR_1_VPMAXVDD	SmartReflex The new voltage required is equal to or greater than MaxVdd
381	SR_1_VPMINVDD	SmartReflex The new voltage required is equal to or less than MinVdd
382	SR_1_VPINIDLE	SmartReflex. Indicating that the FSM of voltage processor is in idle
383	SR_1_VPOPPCHANGEDONE	SmartReflex Indicating that the average frequency error is within the desired limit
384	SR_1_VPSMPSACK	SmartReflex VPVOLTUPDATE asserted and SMPS has acknowledged in a defined time interval
385	SR_1_SR_TEMPESENSOR	SmartReflex temperature threshold crossing interrupt
386	SR_1_SR_TIMERINT	Smart Reflex internal timer expiration interrupt

**Table 6-23 System Event Mapping — ARM CorePac Interrupts (Part 10 of 12)**

Event No.	Event Name	Description
387	HyperLink_0_INT	HyperLink 0 interrupt
388	HyperLink_1_INT	HyperLink 1 interrupt
389	ARM_NCTIIRQ0	ARM cross trigger (CTI) IRQ interrupt
390	ARM_NCTIIRQ1	ARM cross trigger (CTI) IRQ interrupt
391	ARM_NCTIIRQ2	ARM cross trigger (CTI) IRQ interrupt
392	ARM_NCTIIRQ3	ARM cross trigger (CTI) IRQ interrupt
393	USB_INT00	USB event ring 0 interrupt
394	USB_INT01	USB event ring 1 interrupt
395	USB_INT02	USB event ring 2 interrupt
396	USB_INT03	USB event ring 3 interrupt
397	USB_INT04	USB event ring 4 interrupt
398	USB_OABSINT	USB OABS interrupt
399	USB_MISCINT	USB miscellaneous interrupt
400	Reserved	Reserved
401	Reserved	Reserved
402	Reserved	Reserved
403	Reserved	Reserved
404	Reserved	Reserved
405	Reserved	Reserved
406	Reserved	Reserved
407	Reserved	Reserved
408	AIF_ATEVT0	AIF Timer event
409	AIF_ATEVT1	AIF Timer event
410	AIF_ATEVT2	AIF Timer event
411	AIF_ATEVT3	AIF Timer event
412	AIF_ATEVT4	AIF Timer event
413	AIF_ATEVT5	AIF Timer event
414	AIF_ATEVT6	AIF Timer event
415	AIF_ATEVT7	AIF Timer event
416	AIF_ATEVT16	AIF Timer event
417	AIF_ATEVT17	AIF Timer event
418	AIF_ATEVT18	AIF Timer event
419	AIF_ATEVT19	AIF Timer event
420	AIF_ATEVT20	AIF Timer event
421	AIF_ATEVT21	AIF Timer event
422	AIF_ATEVT22	AIF Timer event
423	AIF_ATEVT23	AIF Timer event
424	USIM_PONIRQ	USIM interrupt
425	USIM_RREQ	USIM read DMA event
426	USIM_WREQ	USIM write DMA event
427	RAC_0_INT	RAC interrupt
428	RAC_1_INT	RAC interrupt
429	Reserved	Reserved
430	Reserved	Reserved

**Table 6-23 System Event Mapping — ARM CorePac Interrupts (Part 11 of 12)**

Event No.	Event Name	Description
431	TAC_INT	TAC interrupt
432	Reserved	Reserved
433	Reserved	Reserved
434	Reserved	Reserved
435	Reserved	Reserved
436	Reserved	Reserved
437	Reserved	Reserved
438	Reserved	Reserved
439	Reserved	Reserved
440	Reserved	Reserved
441	Reserved	Reserved
442	Reserved	Reserved
443	Reserved	Reserved
444	Reserved	Reserved
445	Reserved	Reserved
446	Reserved	Reserved
447	Reserved	Reserved
448	CIC_2_OUT29	CIC2 interrupt
449	CIC_2_OUT30	CIC2 interrupt
450	CIC_2_OUT31	CIC2 interrupt
451	CIC_2_OUT32	CIC2 interrupt
452	CIC_2_OUT33	CIC2 interrupt
453	CIC_2_OUT34	CIC2 interrupt
454	CIC_2_OUT35	CIC2 interrupt
455	CIC_2_OUT36	CIC2 interrupt
456	CIC_2_OUT37	CIC2 interrupt
457	CIC_2_OUT38	CIC2 interrupt
458	CIC_2_OUT39	CIC2 interrupt
459	CIC_2_OUT40	CIC2 interrupt
460	CIC_2_OUT41	CIC2 interrupt
461	CIC_2_OUT42	CIC2 interrupt
462	CIC_2_OUT43	CIC2 interrupt
463	CIC_2_OUT44	CIC2 interrupt
464	CIC_2_OUT45	CIC2 interrupt
465	CIC_2_OUT46	CIC2 interrupt
466	CIC_2_OUT47	CIC2 interrupt
467	CIC_2_OUT18	CIC2 interrupt
468	CIC_2_OUT19	CIC2 interrupt
469	CIC_2_OUT22	CIC2 interrupt
470	CIC_2_OUT23	CIC2 interrupt
471	CIC_2_OUT50	CIC2 interrupt
472	CIC_2_OUT51	CIC2 interrupt
473	CIC_2_OUT66	CIC2 interrupt
474	CIC_2_OUT67	CIC2 interrupt

**Table 6-23 System Event Mapping — ARM CorePac Interrupts (Part 12 of 12)**

Event No.	Event Name	Description
475	CIC_2_OUT88	CIC2 interrupt
476	CIC_2_OUT89	CIC2 interrupt
477	CIC_2_OUT90	CIC2 interrupt
478	CIC_2_OUT91	CIC2 interrupt
479	CIC_2_OUT92	CIC2 interrupt
<b>End of Table 6-23</b>		

Table 6-24, Table 6-25 and Table 6-26 list the C66x CorePac Secondary interrupt inputs

**Table 6-24 CIC0 Event Inputs — C66x CorePac Secondary Interrupts (Part 1 of 12)**

Event No.	Event Name	Description
0	EDMACC_1_ERRINT	EDMA3CC1 error interrupt
1	EDMACC_1_MPINT	EDMA3CC1 memory protection interrupt
2	EDMACC_1_TC_0_ERRINT	EDMA3CC1 TPTC0 error interrupt
3	EDMACC_1_TC_1_ERRINT	EDMA3CC1 TPTC1 error interrupt
4	EDMACC_1_TC_2_ERRINT	EDMA3CC1 TPTC2 error interrupt
5	EDMACC_1_TC_3_ERRINT	EDMA3CC1 TPTC3 error interrupt
6	EDMACC_1_GINT	EDMA3CC1 GINT
7	Reserved	Reserved
8	EDMACC_1_TC_0_INT	EDMA3CC1 individual completion interrupt
9	EDMACC_1_TC_1_INT	EDMA3CC1 individual completion interrupt
10	EDMACC_1_TC_2_INT	EDMA3CC1 individual completion interrupt
11	EDMACC_1_TC_3_INT	EDMA3CC1 individual completion interrupt
12	EDMACC_1_TC_4_INT	EDMA3CC1 individual completion interrupt
13	EDMACC_1_TC_5_INT	EDMA3CC1 individual completion interrupt
14	EDMACC_1_TC_6_INT	EDMA3CC1 individual completion interrupt
15	EDMACC_1_TC_7_INT	EDMA3CC1 individual completion interrupt
16	EDMACC_2_ERRINT	EDMA3CC2 error interrupt
17	EDMACC_2_MPINT	EDMA3CC2 memory protection interrupt
18	EDMACC_2_TC_0_ERRINT	EDMA3CC2 TPTC0 error interrupt
19	EDMACC_2_TC_1_ERRINT	EDMA3CC2 TPTC1 error interrupt
20	EDMACC_2_TC_2_ERRINT	EDMA3CC2 TPTC2 error interrupt
21	EDMACC_2_TC_3_ERRINT	EDMA3CC2 TPTC3 error interrupt
22	EDMACC_2_GINT	EDMA3CC2 GINT
23	Reserved	Reserved
24	EDMACC_2_TC_0_INT	EDMA3CC2 individual completion interrupt
25	EDMACC_2_TC_1_INT	EDMA3CC2 individual completion interrupt
26	EDMACC_2_TC_2_INT	EDMA3CC2 individual completion interrupt
27	EDMACC_2_TC_3_INT	EDMA3CC2 individual completion interrupt
28	EDMACC_2_TC_4_INT	EDMA3CC2 individual completion interrupt
29	EDMACC_2_TC_5_INT	EDMA3CC2 individual completion interrupt
30	EDMACC_2_TC_6_INT	EDMA3CC2 individual completion interrupt
31	EDMACC_2_TC_7_INT	EDMA3CC2 individual completion interrupt

**Table 6-24 C1C0 Event Inputs — C66x CorePac Secondary Interrupts (Part 2 of 12)**

Event No.	Event Name	Description
32	EDMACC_0_ERRINT	EDMA3CC0 error interrupt
33	EDMACC_0_MPINT	EDMA3CC0 memory protection interrupt
34	EDMACC_0_TC_0_ERRINT	EDMA3CC0 TPTC0 error interrupt
35	EDMACC_0_TC_1_ERRINT	EDMA3CC0 TPTC1 error interrupt
36	EDMACC_0_GINT	EDMA3CC0 global completion interrupt
37	Reserved	Reserved
38	EDMACC_0_TC_0_INT	EDMA3CC0 individual completion interrupt
39	EDMACC_0_TC_1_INT	EDMA3CC0 individual completion interrupt
40	EDMACC_0_TC_2_INT	EDMA3CC0 individual completion interrupt
41	EDMACC_0_TC_3_INT	EDMA3CC0 individual completion interrupt
42	EDMACC_0_TC_4_INT	EDMA3CC0 individual completion interrupt
43	EDMACC_0_TC_5_INT	EDMA3CC0 individual completion interrupt
44	EDMACC_0_TC_6_INT	EDMA3CC0 individual completion interrupt
45	EDMACC_0_TC_7_INT	EDMA3CC0 individual completion interrupt
46	Reserved	Reserved
47	QMSS_QUE_PEND_652	Navigator transmit queue pending event for indicated queue
48	PCIE_INT12	PCIE protocol error interrupt
49	PCIE_INT13	PCIE power management interrupt
50	PCIE_INT0	PCIE legacy INTA interrupt
51	PCIE_INT1	PCIE legacy INTB interrupt
52	PCIE_INT2	PCIE legacy INTC interrupt
53	PCIE_INT3	PCIE legacy INTD interrupt
54	SPI_0_INT0	SPI0 interrupt0
55	SPI_0_INT1	SPI0 interrupt1
56	SPI_0_XEVT	SPI0 transmit event
57	SPI_0_REVT	SPI0 receive event
58	I2C_0_INT	I2C0 interrupt
59	I2C_0_REVT	I2C0 receive event
60	I2C_0_XEVT	I2C0 transmit event
61	Reserved	Reserved
62	Reserved	Reserved
63	DBGTBR_DMAINT	Debug trace buffer (TBR) DMA event
64	MPU_12_INT	MPU12 addressing violation interrupt and protection violation interrupt
65	DBGTBR_ACQCOMP	Debug trace buffer (TBR) acquisition has been completed
66	MPU_13_INT	MPU13 addressing violation interrupt and protection violation interrupt
67	MPU_14_INT	MPU14 addressing violation interrupt and protection violation interrupt
68	NETCP_MDIO_LINK_INT0	Packet Accelerator 0 subsystem MDIO interrupt
69	NETCP_MDIO_LINK_INT1	Packet Accelerator 0 subsystem MDIO interrupt
70	NETCP_MDIO_USER_INT0	Packet Accelerator 0 subsystem MDIO interrupt
71	NETCP_MDIO_USER_INT1	Packet Accelerator 0 subsystem MDIO interrupt
72	NETCP_MISC_INT	Packet Accelerator 0 subsystem misc interrupt
73	TRACER_CORE_0_INT	Tracer sliding time window interrupt for DSP0 L2
74	TRACER_CORE_1_INT	Tracer sliding time window interrupt for DSP1 L2
75	TRACER_CORE_2_INT	Tracer sliding time window interrupt for DSP2 L2

**Table 6-24 C1C0 Event Inputs — C66x CorePac Secondary Interrupts (Part 3 of 12)**

Event No.	Event Name	Description
76	TRACER_CORE_3_INT	Tracer sliding time window interrupt for DSP3 L2
77	TRACER_DDR_INT	Tracer sliding time window interrupt for MSMC-DDR3A
78	TRACER_MSMC_0_INT	Tracer sliding time window interrupt for MSMC SRAM bank0
79	TRACER_MSMC_1_INT	Tracer sliding time window interrupt for MSMC SRAM bank1
80	TRACER_MSMC_2_INT	Tracer sliding time window interrupt for MSMC SRAM bank2
81	TRACER_MSMC_3_INT	Tracer sliding time window interrupt for MSMC SRAM bank3
82	TRACER_CFG_INT	Tracer sliding time window interrupt for CFG0 TeraNet
83	TRACER_QMSS_QM_CFG1_INT	Tracer sliding time window interrupt for Navigator CFG1 slave port
84	TRACER_QMSS_DMA_INT	Tracer sliding time window interrupt for Navigator DMA internal bus slave port
85	TRACER_SEM_INT	Tracer sliding time window interrupt for Semaphore
86	PSC_ALLINT	Power & Sleep Controller interrupt
87	MSMC_SCRUB_CERROR	Correctable (1-bit) soft error detected during scrub cycle
88	BOOTCFG_INT	Chip-level MMR Error Register
89	SR_0_PO_VCON_SMPSEERR_INT	SmartReflex SMPS error interrupt
90	MPU_0_INT	MPU0 addressing violation interrupt and protection violation interrupt
91	QMSS_QUE_PEND_653	Navigator transmit queue pending event for indicated queue
92	MPU_1_INT	MPU1 addressing violation interrupt and protection violation interrupt.
93	QMSS_QUE_PEND_654	Navigator transmit queue pending event for indicated queue
94	MPU_2_INT	MPU2 addressing violation interrupt and protection violation interrupt.
95	QMSS_QUE_PEND_655	Navigator transmit queue pending event for indicated queue
96	MPU_3_INT	MPU3 addressing violation interrupt and protection violation interrupt.
97	QMSS_QUE_PEND_656	Navigator transmit queue pending event for indicated queue
98	MSMC_DEDC_CERROR	Correctable (1-bit) soft error detected on SRAM read
99	MSMC_DEDC_NC_ERROR	Non-correctable (2-bit) soft error detected on SRAM read
100	MSMC_SCRUB_NC_ERROR	Non-correctable (2-bit) soft error detected during scrub cycle
101	MSMC_MPF_ERROR0	Memory protection fault indicators for system master PrivID = 0
102	MSMC_MPF_ERROR8	Memory protection fault indicators for system master PrivID = 8
103	MSMC_MPF_ERROR9	Memory protection fault indicators for system master PrivID = 9
104	MSMC_MPF_ERROR10	Memory protection fault indicators for system master PrivID = 10
105	MSMC_MPF_ERROR11	Memory protection fault indicators for system master PrivID = 11
106	MSMC_MPF_ERROR12	Memory protection fault indicators for system master PrivID = 12
107	MSMC_MPF_ERROR13	Memory protection fault indicators for system master PrivID = 13
108	MSMC_MPF_ERROR14	Memory protection fault indicators for system master PrivID = 14
109	MSMC_MPF_ERROR15	Memory protection fault indicators for system master PrivID = 15
110	DDR3_0_ERR	DDR3A_EMIF error interrupt
111	HyperLink_0_INT	HyperLink 0 interrupt
112	SRIO_INTDST0	SRIO interrupt
113	SRIO_INTDST1	SRIO interrupt
114	SRIO_INTDST2	SRIO interrupt
115	SRIO_INTDST3	SRIO interrupt
116	SRIO_INTDST4	SRIO interrupt
117	SRIO_INTDST5	SRIO interrupt
118	SRIO_INTDST6	SRIO interrupt
119	SRIO_INTDST7	SRIO interrupt

**Table 6-24 CICO Event Inputs — C66x CorePac Secondary Interrupts (Part 4 of 12)**

Event No.	Event Name	Description
120	SRIO_INTDST8	SRIO interrupt
121	SRIO_INTDST9	SRIO interrupt
122	SRIO_INTDST10	SRIO interrupt
123	SRIO_INTDST11	SRIO interrupt
124	SRIO_INTDST12	SRIO interrupt
125	SRIO_INTDST13	SRIO interrupt
126	SRIO_INTDST14	SRIO interrupt
127	SRIO_INTDST15	SRIO interrupt
128	AEMIF_EASYNCERR	Asynchronous EMIF16 error interrupt
129	TRACER_CORE_4_INT	Tracer sliding time window interrupt for DSP4 L2
130	TRACER_CORE_5_INT	Tracer sliding time window interrupt for DSP5 L2
131	TRACER_CORE_6_INT	Tracer sliding time window interrupt for DSP6 L2
132	TRACER_CORE_7_INT	Tracer sliding time window interrupt for DSP7 L2
133	QMSS_INTD_1_PKTDMA_0	Navigator interrupt for Packet DMA starvation
134	QMSS_INTD_1_PKTDMA_1	Navigator interrupt for Packet DMA starvation
135	SRIO_INT_PKTDMA_0	IPC interrupt generation
136	NETCP_PKTDMA_INT0	Packet Accelerator0 Packet DMA starvation interrupt
137	SR_0_SMARTREFLEX_INTREQ0	SmartReflex controller interrupt
138	SR_0_SMARTREFLEX_INTREQ1	SmartReflex controller interrupt
139	SR_0_SMARTREFLEX_INTREQ2	SmartReflex controller interrupt
140	SR_0_SMARTREFLEX_INTREQ3	SmartReflex controller interrupt
141	SR_0_VPNOSMPSACK	SmartReflex VPVOLTUPDATE has been asserted but SMPS has not been responded to in a defined time interval
142	SR_0_VPEQVALUE	SmartReflex SRSINTERUPT is asserted, but the new voltage is not different from the current SMPS voltage
143	SR_0_VPMAXVDD	SmartReflex. The new voltage required is equal to or greater than MaxVdd
144	SR_0_VPMINVDD	SmartReflex. The new voltage required is equal to or less than MinVdd
145	SR_0_VPINIDLE	SmartReflex indicating that the FSM of voltage processor is in idle
146	SR_0_VPOPPCHANGEDONE	SmartReflex indicating that the average frequency error is within the desired limit
147	Reserved	Reserved
148	UART_0_UARTINT	UART0 interrupt
149	UART_0_URXEVT	UART0 receive event
150	UART_0_UTXEVT	UART0 transmit event
151	QMSS_QUE_PEND_657	Navigator transmit queue pending event for indicated queue
152	QMSS_QUE_PEND_658	Navigator transmit queue pending event for indicated queue
153	QMSS_QUE_PEND_659	Navigator transmit queue pending event for indicated queue
154	QMSS_QUE_PEND_660	Navigator transmit queue pending event for indicated queue
155	QMSS_QUE_PEND_661	Navigator transmit queue pending event for indicated queue
156	QMSS_QUE_PEND_662	Navigator transmit queue pending event for indicated queue
157	QMSS_QUE_PEND_663	Navigator transmit queue pending event for indicated queue
158	QMSS_QUE_PEND_664	Navigator transmit queue pending event for indicated queue
159	QMSS_QUE_PEND_665	Navigator transmit queue pending event for indicated queue
160	SR_0_VPSMPSACK	SmartReflex VPVOLTUPDATE asserted and SMPS has acknowledged in a defined time interval
161	ARM_TBR_DMA	ARM trace buffer (TBR) DMA event

**Table 6-24 C1C0 Event Inputs — C66x CorePac Secondary Interrupts (Part 5 of 12)**

Event No.	Event Name	Description
162	ARM_TBR_ACQ	ARM trace buffer (TBR) acquisition has been completed
163	ARM_NINTERRIRQ	ARM internal memory ECC error interrupt request
164	ARM_NAXIERRIRQ	ARM bus error interrupt request
165	SR_0_SR_TEMPSENSOR	SmartReflex temperature threshold crossing interrupt
166	SR_0_SR_TIMERINT	SmartReflex internal timer expiration interrupt
167	AIF_ATEVT8	AIF timer event
168	AIF_ATEVT9	AIF timer event
169	AIF_ATEVT10	AIF timer event
170	AIF_ATEVT11	AIF timer event
171	AIF_ATEVT12	AIF timer event
172	AIF_ATEVT13	AIF timer event
173	AIF_ATEVT14	AIF timer event
174	AIF_ATEVT15	AIF timer event
175	TIMER_7_INTL	Timer interrupt low
176	TIMER_7_INTH	Timer interrupt high
177	TIMER_6_INTL	Timer interrupt low
178	TIMER_6_INTH	Timer interrupt high
179	TIMER_5_INTL	Timer interrupt low
180	TIMER_5_INTH	Timer interrupt high
181	TIMER_4_INTL	Timer interrupt low
182	TIMER_4_INTH	Timer interrupt high
183	TIMER_3_INTL	Timer interrupt low
184	TIMER_3_INTH	Timer interrupt high
185	TIMER_2_INTL	Timer interrupt low
186	TIMER_2_INTH	Timer interrupt high
187	TIMER_1_INTL	Timer interrupt low
188	TIMER_1_INTH	Timer interrupt high
189	TIMER_0_INTL	Timer interrupt low
190	TIMER_0_INTH	Timer interrupt high
191	TCP3D_0_INT	TCP3d interrupt
192	TCP3D_1_INT	TCP3d interrupt
193	Reserved	Reserved
194	Reserved	Reserved
195	TCP3D_0_REVT0	TCP3d event
196	TCP3D_0_REVT1	TCP3d event
197	TCP3D_1_REVT0	TCP3d event
198	TCP3D_1_REVT1	TCP3d event
199	Reserved	Reserved
200	Reserved	Reserved
201	Reserved	Reserved
202	Reserved	Reserved
203	TAC_INT	TAC interrupt
204	TAC_DEVT0	TAC debug event
205	TAC_DEVT1	TAC debug event



**Table 6-24 C1C0 Event Inputs — C66x CorePac Secondary Interrupts (Part 6 of 12)**

Event No.	Event Name	Description
206	AIF_INT	AIF interrupt
207	EDMACC_4_ERRINT	EDMA3CC4 error interrupt
208	EDMACC_4_MPINT	EDMA3CC4 memory protection interrupt
209	EDMACC_4_TC_0_ERRINT	EDMA3CC4 TPTC0 error interrupt
210	EDMACC_4_TC_1_ERRINT	EDMA3CC4 TPTC1 error interrupt
211	EDMACC_4_GINT	EDMA3CC4 GINT
212	EDMACC_4_TC_0_INT	EDMA3CC4 individual completion interrupt
213	EDMACC_4_TC_1_INT	EDMA3CC4 individual completion interrupt
214	EDMACC_4_TC_2_INT	EDMA3CC4 individual completion interrupt
215	EDMACC_4_TC_3_INT	EDMA3CC4 individual completion interrupt
216	EDMACC_4_TC_4_INT	EDMA3CC4 individual completion interrupt
217	EDMACC_4_TC_5_INT	EDMA3CC4 individual completion interrupt
218	EDMACC_4_TC_6_INT	EDMA3CC4 individual completion interrupt
219	EDMACC_4_TC_7_INT	EDMA3CC4 individual completion interrupt
220	EDMACC_3_ERRINT	EDMA3CC3 error interrupt
221	EDMACC_3_MPINT	EDMA3CC3 memory protection interrupt
222	EDMACC_3_TC_0_ERRINT	EDMA3CC3 TPTC0 error interrupt
223	EDMACC_3_TC_1_ERRINT	EDMA3CC3 TPTC1 error interrupt
224	EDMACC_3_GINT	EDMA3CC3 GINT
225	EDMACC_3_TC_0_INT	EDMA3CC3 individual completion interrupt
226	EDMACC_3_TC_1_INT	EDMA3CC3 individual completion interrupt
227	EDMACC_3_TC_2_INT	EDMA3CC3 individual completion interrupt
228	EDMACC_3_TC_3_INT	EDMA3CC3 individual completion interrupt
229	EDMACC_3_TC_4_INT	EDMA3CC3 individual completion interrupt
230	EDMACC_3_TC_5_INT	EDMA3CC3 individual completion interrupt
231	EDMACC_3_TC_6_INT	EDMA3CC3 individual completion interrupt
232	EDMACC_3_TC_7_INT	EDMA3CC3 individual completion interrupt
233	UART_1_UARTINT	UART1 interrupt
234	UART_1_URXEVT	UART1 receive event
235	UART_1_UTXEVT	UART1 transmit event
236	I2C_1_INT	I2C1 interrupt
237	I2C_1_REVT	I2C1 receive event
238	I2C_1_XEVT	I2C1 transmit event
239	SPI_1_INT0	SPI1 interrupt0
240	SPI_1_INT1	SPI1 interrupt1
241	SPI_1_XEVT	SPI1 transmit event
242	SPI_1_REVT	SPI1 receive event
243	MPU_5_INT	MPU5 addressing violation interrupt and protection violation interrupt
244	MPU_8_INT	MPU8 addressing violation interrupt and protection violation interrupt
245	MPU_9_INT	MPU9 addressing violation interrupt and protection violation interrupt
246	MPU_11_INT	MPU11 addressing violation interrupt and protection violation interrupt
247	MPU_4_INT	MPU4 addressing violation interrupt and protection violation interrupt
248	MPU_6_INT	MPU6 addressing violation interrupt and protection violation interrupt
249	MPU_7_INT	MPU7 addressing violation interrupt and protection violation interrupt

**Table 6-24 C1C0 Event Inputs — C66x CorePac Secondary Interrupts (Part 7 of 12)**

Event No.	Event Name	Description
250	MPU_10_INT	MPU10 addressing violation interrupt and protection violation interrupt
251	SPI_2_INT0	SPI2 interrupt0
252	SPI_2_INT1	SPI2 interrupt1
253	SPI_2_XEVT	SPI2 transmit event
254	SPI_2_REVT	SPI2 receive event
255	I2C_2_INT	I2C2 interrupt
256	I2C_2_REVT	I2C2 receive event
257	I2C_2_XEVT	I2C2 transmit event
258	Reserved	Reserved
259	Reserved	Reserved
260	Reserved	Reserved
261	Reserved	Reserved
262	Reserved	Reserved
263	Reserved	Reserved
264	USIM_PONIRQ	USIM interrupt
265	USIM_RREQ	USIM read DMA event
266	USIM_WREQ	USIM write DMA event
267	BCP_INT0	BCP interrupt
268	BCP_INT1	BCP interrupt
269	BCP_INT2	BCP interrupt
270	BCP_INT3	BCP interrupt
271	RAC_0_TRACE_GCCP0	RAC trace
272	RAC_0_TRACE_GCCP1	RAC trace
273	RAC_1_TRACE_GCCP0	RAC trace
274	RAC_1_TRACE_GCCP1	RAC trace
275	Reserved	Reserved
276	Reserved	Reserved
277	Reserved	Reserved
278	Reserved	Reserved
279	TAC_DEVT2	TAC debug
280	TAC_DEVT3	TAC debug
281	TAC_DEVT4	TAC debug
282	TAC_DEVT5	TAC debug
283	Reserved	Reserved
284	Reserved	Reserved
285	Reserved	Reserved
286	Reserved	Reserved
287	Reserved	Reserved
288	Reserved	Reserved
289	Reserved	Reserved
290	TRACER_RAC_1_INT	Tracer RAC interrupt
291	TRACER_RAC_FE_INT	Tracer RAC interrupt
292	QMSS_QUE_PEND_666	Navigator transmit queue pending event for indicated queue
293	QMSS_QUE_PEND_667	Navigator transmit queue pending event for indicated queue

**Table 6-24 C1C0 Event Inputs — C66x CorePac Secondary Interrupts (Part 8 of 12)**

Event No.	Event Name	Description
294	QMSS_QUE_PEND_668	Navigator transmit queue pending event for indicated queue
295	QMSS_QUE_PEND_669	Navigator transmit queue pending event for indicated queue
296	QMSS_QUE_PEND_670	Navigator transmit queue pending event for indicated queue
297	QMSS_QUE_PEND_671	Navigator transmit queue pending event for indicated queue
298	QMSS_QUE_PEND_8844	Navigator transmit queue pending event for indicated queue
299	QMSS_QUE_PEND_8845	Navigator transmit queue pending event for indicated queue
300	QMSS_QUE_PEND_8846	Navigator transmit queue pending event for indicated queue
301	QMSS_QUE_PEND_8847	Navigator transmit queue pending event for indicated queue
302	QMSS_QUE_PEND_8848	Navigator transmit queue pending event for indicated queue
303	QMSS_QUE_PEND_8849	Navigator transmit queue pending event for indicated queue
304	QMSS_QUE_PEND_8850	Navigator transmit queue pending event for indicated queue
305	QMSS_QUE_PEND_8851	Navigator transmit queue pending event for indicated queue
306	QMSS_QUE_PEND_8852	Navigator transmit queue pending event for indicated queue
307	QMSS_QUE_PEND_8853	Navigator transmit queue pending event for indicated queue
308	QMSS_QUE_PEND_8854	Navigator transmit queue pending event for indicated queue
309	QMSS_QUE_PEND_8855	Navigator transmit queue pending event for indicated queue
310	QMSS_QUE_PEND_8856	Navigator transmit queue pending event for indicated queue
311	QMSS_QUE_PEND_8857	Navigator transmit queue pending event for indicated queue
312	QMSS_QUE_PEND_8858	Navigator transmit queue pending event for indicated queue
313	QMSS_QUE_PEND_8859	Navigator transmit queue pending event for indicated queue
314	QMSS_QUE_PEND_8860	Navigator transmit queue pending event for indicated queue
315	QMSS_QUE_PEND_8861	Navigator transmit queue pending event for indicated queue
316	QMSS_QUE_PEND_8862	Navigator transmit queue pending event for indicated queue
317	QMSS_QUE_PEND_8863	Navigator transmit queue pending event for indicated queue
318	QMSS_INTD_2_PKTDMA_0	Navigator ECC error interrupt
319	QMSS_INTD_2_PKTDMA_1	Navigator ECC error interrupt
320	QMSS_INTD_1_LOW_0	Navigator interrupt low
321	QMSS_INTD_1_LOW_1	Navigator interrupt low
322	QMSS_INTD_1_LOW_2	Navigator interrupt low
323	QMSS_INTD_1_LOW_3	Navigator interrupt low
324	QMSS_INTD_1_LOW_4	Navigator interrupt low
325	QMSS_INTD_1_LOW_5	Navigator interrupt low
326	QMSS_INTD_1_LOW_6	Navigator interrupt low
327	QMSS_INTD_1_LOW_7	Navigator interrupt low
328	QMSS_INTD_1_LOW_8	Navigator interrupt low
329	QMSS_INTD_1_LOW_9	Navigator interrupt low
330	QMSS_INTD_1_LOW_10	Navigator interrupt low
331	QMSS_INTD_1_LOW_11	Navigator interrupt low
332	QMSS_INTD_1_LOW_12	Navigator interrupt low
333	QMSS_INTD_1_LOW_13	Navigator interrupt low
334	QMSS_INTD_1_LOW_14	Navigator interrupt low
335	QMSS_INTD_1_LOW_15	Navigator interrupt low
336	QMSS_INTD_2_LOW_0	Navigator second interrupt low
337	QMSS_INTD_2_LOW_1	Navigator second interrupt low

**Table 6-24 C1C0 Event Inputs — C66x CorePac Secondary Interrupts (Part 9 of 12)**

Event No.	Event Name	Description
338	QMSS_INTD_2_LOW_2	Navigator second interrupt low
339	QMSS_INTD_2_LOW_3	Navigator second interrupt low
340	QMSS_INTD_2_LOW_4	Navigator second interrupt low
341	QMSS_INTD_2_LOW_5	Navigator second interrupt low
342	QMSS_INTD_2_LOW_6	Navigator second interrupt low
343	QMSS_INTD_2_LOW_7	Navigator second interrupt low
344	QMSS_INTD_2_LOW_8	Navigator second interrupt low
345	QMSS_INTD_2_LOW_9	Navigator second interrupt low
346	QMSS_INTD_2_LOW_10	Navigator second interrupt low
347	QMSS_INTD_2_LOW_11	Navigator second interrupt low
348	QMSS_INTD_2_LOW_12	Navigator second interrupt low
349	QMSS_INTD_2_LOW_13	Navigator second interrupt low
350	QMSS_INTD_2_LOW_14	Navigator second interrupt low
351	QMSS_INTD_2_LOW_15	Navigator second interrupt low
352	TRACER_EDMACC_0	Tracer sliding time window interrupt for EDMA3CC0
353	TRACER_EDMACC_123_INT	Tracer sliding time window interrupt for EDMA3CC1, EDMA3CC2 and EDMA3CC3
354	TRACER_CIC_INT	Tracer sliding time window interrupt for interrupt controllers (CIC)
355	TRACER_MSMC_4_INT	Tracer sliding time window interrupt for MSMC SRAM bank4
356	TRACER_MSMC_5_INT	Tracer sliding time window interrupt for MSMC SRAM bank5
357	TRACER_MSMC_6_INT	Tracer sliding time window interrupt for MSMC SRAM bank6
358	TRACER_MSMC_7_INT	Tracer sliding time window interrupt for MSMC SRAM bank7
359	TRACER_SPI_ROM_EMIF_INT	Tracer sliding time window interrupt for SPI/ROM/EMIF16 modules
360	TRACER_QMSS_QM_CFG2_INT	Tracer sliding time window interrupt for QM2
361	TRACER_TAC_BE_INT	Tracer TAC interrupt
362	Reserved	Reserved
363	TRACER_DDR_1_INT	Tracer sliding time window interrupt for DDR3B
364	TRACER_BCR_INT	Tracer sliding time window interrupt for BCR
365	HYPERLINK_1_INT	HyperLink 1 interrupt
366	VCP2_0_INT0	VCP interrupt
367	VCP2_0_INT1	VCP interrupt
368	VCP2_0_INT2	VCP interrupt
369	VCP2_0_INT3	VCP interrupt
370	VCP2_1_INT0	VCP interrupt
371	VCP2_1_INT1	VCP interrupt
372	VCP2_1_INT2	VCP interrupt
373	VCP2_1_INT3	VCP interrupt
374	VCP2_0_REVT0	VCP event
375	VCP2_0_XEVT0	VCP event
376	VCP2_0_REVT1	VCP event
377	VCP2_0_XEVT1	VCP event
378	VCP2_0_REVT2	VCP event
379	VCP2_0_XEVT2	VCP event
380	VCP2_0_REVT3	VCP event
381	VCP2_0_XEVT3	VCP event

**Table 6-24 C1C0 Event Inputs — C66x CorePac Secondary Interrupts (Part 10 of 12)**

Event No.	Event Name	Description
382	VCP2_1_REVT0	VCP event
383	VCP2_1_XEVT0	VCP event
384	VCP2_1_REVT1	VCP event
385	VCP2_1_XEVT1	VCP event
386	VCP2_1_REVT2	VCP event
387	VCP2_1_XEVT2	VCP event
388	VCP2_1_REVT3	VCP event
389	VCP2_1_XEVT3	VCP event
390	FFTC_0_INT0	FFTC interrupt
391	FFTC_0_INT1	FFTC interrupt
392	FFTC_0_INT2	FFTC interrupt
393	FFTC_0_INT3	FFTC interrupt
394	FFTC_1_INT0	FFTC interrupt
395	FFTC_1_INT1	FFTC interrupt
396	FFTC_1_INT2	FFTC interrupt
397	FFTC_1_INT3	FFTC interrupt
398	FFTC_2_INT0	FFTC interrupt
399	FFTC_2_INT1	FFTC interrupt
400	FFTC_2_INT2	FFTC interrupt
401	FFTC_2_INT3	FFTC interrupt
402	FFTC_3_INT0	FFTC interrupt
403	FFTC_3_INT1	FFTC interrupt
404	FFTC_3_INT2	FFTC interrupt
405	FFTC_3_INT3	FFTC interrupt
406	Reserved	Reserved
407	Reserved	Reserved
408	Reserved	Reserved
409	Reserved	Reserved
410	Reserved	Reserved
411	Reserved	Reserved
412	Reserved	Reserved
413	Reserved	Reserved
414	AIF_ATEVT16	AIF timer event
415	AIF_ATEVT17	AIF timer event
416	AIF_ATEVT18	AIF timer event
417	AIF_ATEVT19	AIF timer event
418	AIF_ATEVT20	AIF timer event
419	AIF_ATEVT21	AIF timer event
420	AIF_ATEVT22	AIF timer event
421	AIF_ATEVT23	AIF timer event
422	USB_INT00	USB interrupt
423	USB_INT04	USB interrupt
424	USB_INT05	USB interrupt
425	USB_INT06	USB interrupt

# TCI6636K2H

## Multicore DSP+ARM KeyStone II System-on-Chip (SoC)



SPRS835F—October 2013

**Table 6-24** CIC0 Event Inputs — C66x CorePac Secondary Interrupts (Part 11 of 12)

Event No.	Event Name	Description
426	USB_INT07	USB interrupt
427	USB_INT08	USB interrupt
428	USB_INT09	USB interrupt
429	USB_INT10	USB interrupt
430	USB_INT11	USB interrupt
431	USB_MISCINT	USB miscellaneous interrupt
432	USB_OABSINT	USB OABS interrupt
433	TIMER_12_INTL	Timer interrupt low
434	TIMER_12_INTH	Timer interrupt high
435	TIMER_13_INTL	Timer interrupt low
436	TIMER_13_INTH	Timer interrupt high
437	TIMER_14_INTL	Timer interrupt low
438	TIMER_14_INTH	Timer interrupt high
439	TIMER_15_INTL	Timer interrupt low
440	TIMER_15_INTH	Timer interrupt high
441	TIMER_16_INTL	Timer interrupt low
442	TIMER_17_INTL	Timer interrupt high
443	TIMER_18_INTL	Timer interrupt low
444	TIMER_19_INTL	Timer interrupt high
445	DDR3_1_ERR	DDR3B_EMIF error interrupt
446	GPIO_INT16	GPIO interrupt
447	GPIO_INT17	GPIO interrupt
448	GPIO_INT18	GPIO interrupt
449	GPIO_INT19	GPIO interrupt
450	GPIO_INT20	GPIO interrupt
451	GPIO_INT21	GPIO interrupt
452	GPIO_INT22	GPIO interrupt
453	GPIO_INT23	GPIO interrupt
454	GPIO_INT24	GPIO interrupt
455	GPIO_INT25	GPIO interrupt
456	GPIO_INT26	GPIO interrupt
457	GPIO_INT27	GPIO interrupt
458	GPIO_INT28	GPIO interrupt
459	GPIO_INT29	GPIO interrupt
460	GPIO_INT30	GPIO interrupt
461	GPIO_INT31	GPIO interrupt
462	SRIO_INTDST16	SRIOI interrupt
463	SRIO_INTDST17	SRIOI interrupt
464	SRIO_INTDST18	SRIOI interrupt
465	SRIO_INTDST19	SRIOI interrupt
466	PCIE_INT4	PCIE MSI interrupt
467	PCIE_INT5	PCIE MSI interrupt
468	PCIE_INT6	PCIE MSI interrupt
469	PCIE_INT7	PCIE MSI interrupt

**Table 6-24 CIC0 Event Inputs — C66x CorePac Secondary Interrupts (Part 12 of 12)**

Event No.	Event Name	Description
470	SEM_INT12	Semaphore interrupt
471	SEM_INT13	Semaphore interrupt
472	SEM_ERR12	Semaphore error interrupt
473	SEM_ERR13	Semaphore error interrupt
<b>End of Table 6-24</b>		

**Table 6-25 CIC1 Event Inputs — C66x CorePac Secondary Interrupts (Part 1 of 12)**

Event No.	Event Name	Description
0	EDMACC_1_ERRINT	EDMA3CC1 error interrupt
1	EDMACC_1_MPINT	EDMA3CC1 memory protection interrupt
2	EDMACC_1_TC_0_ERRINT	EDMA3CC1 TPTC0 error interrupt
3	EDMACC_1_TC_1_ERRINT	EDMA3CC1 TPTC1 error interrupt
4	EDMACC_1_TC_2_ERRINT	EDMA3CC1 TPTC2 error interrupt
5	EDMACC_1_TC_3_ERRINT	EDMA3CC1 TPTC3 error interrupt
6	EDMACC_1_GINT	EDMA3CC1 GINT
7	Reserved	Reserved
8	EDMACC_1_TC_0_INT	EDMA3CC1 individual completion interrupt
9	EDMACC_1_TC_1_INT	EDMA3CC1 individual completion interrupt
10	EDMACC_1_TC_2_INT	EDMA3CC1 individual completion interrupt
11	EDMACC_1_TC_3_INT	EDMA3CC1 individual completion interrupt
12	EDMACC_1_TC_4_INT	EDMA3CC1 individual completion interrupt
13	EDMACC_1_TC_5_INT	EDMA3CC1 individual completion interrupt
14	EDMACC_1_TC_6_INT	EDMA3CC1 individual completion interrupt
15	EDMACC_1_TC_7_INT	EDMA3CC1 individual completion interrupt
16	EDMACC_2_ERRINT	EDMA3CC2 error interrupt
17	EDMACC_2_MPINT	EDMA3CC2 memory protection interrupt
18	EDMACC_2_TC_0_ERRINT	EDMA3CC2 TPTC0 error interrupt
19	EDMACC_2_TC_1_ERRINT	EDMA3CC2 TPTC1 error interrupt
20	EDMACC_2_TC_2_ERRINT	EDMA3CC2 TPTC2 error interrupt
21	EDMACC_2_TC_3_ERRINT	EDMA3CC2 TPTC3 error interrupt
22	EDMACC_2_GINT	EDMA3CC2 GINT
23	Reserved	Reserved
24	EDMACC_2_TC_0_INT	EDMA3CC2 individual completion interrupt
25	EDMACC_2_TC_1_INT	EDMA3CC2 individual completion interrupt
26	EDMACC_2_TC_2_INT	EDMA3CC2 individual completion interrupt
27	EDMACC_2_TC_3_INT	EDMA3CC2 individual completion interrupt
28	EDMACC_2_TC_4_INT	EDMA3CC2 individual completion interrupt
29	EDMACC_2_TC_5_INT	EDMA3CC2 individual completion interrupt
30	EDMACC_2_TC_6_INT	EDMA3CC2 individual completion interrupt
31	EDMACC_2_TC_7_INT	EDMA3CC2 individual completion interrupt
32	EDMACC_0_ERRINT	EDMA3CC0 error interrupt
33	EDMACC_0_MPINT	EDMA3CC0 memory protection interrupt
34	EDMACC_0_TC_0_ERRINT	EDMA3CC0 TPTC0 error interrupt

**Table 6-25 CIC1 Event Inputs — C66x CorePac Secondary Interrupts (Part 2 of 12)**

Event No.	Event Name	Description
35	EDMACC_0_TC_1_ERRINT	EDMA3CC0 TPTC1 error interrupt
36	EDMACC_0_GINT	EDMA3CC0 GINT
37	Reserved	Reserved
38	EDMACC_0_TC_0_INT	EDMA3CC0 individual completion interrupt
39	EDMACC_0_TC_1_INT	EDMA3CC0 individual completion interrupt
40	EDMACC_0_TC_2_INT	EDMA3CC0 individual completion interrupt
41	EDMACC_0_TC_3_INT	EDMA3CC0 individual completion interrupt
42	EDMACC_0_TC_4_INT	EDMA3CC0 individual completion interrupt
43	EDMACC_0_TC_5_INT	EDMA3CC0 individual completion interrupt
44	EDMACC_0_TC_6_INT	EDMA3CC0 individual completion interrupt
45	EDMACC_0_TC_7_INT	EDMA3CC0 individual completion interrupt
46	Reserved	Reserved
47	QMSS_QUE_PEND_658	Navigator transmit queue pending event for indicated queue
48	PCIE_INT12	PCIE interrupt
49	PCIE_INT13	PCIE interrupt
50	PCIE_INT0	PCIE interrupt
51	PCIE_INT1	PCIE interrupt
52	PCIE_INT2	PCIE interrupt
53	PCIE_INT3	PCIE interrupt
54	SPI_0_INT0	SPI0 interrupt
55	SPI_0_INT1	SPI0 interrupt
56	SPI_0_XEVT	SPI0 transmit event
57	SPI_0_REVT	SPI0 receive event
58	I2C_0_INT	I2C0 interrupt
59	I2C_0_REVT	I2C0 receive event
60	I2C_0_XEVT	I2C0 transmit event
61	Reserved	Reserved
62	Reserved	Reserved
63	DBGTBR_DMAINT	Debug trace buffer (TBR) DMA event
64	MPU_12_INT	MPU12 interrupt
65	DBGTBR_ACQCOMP	Debug trace buffer (TBR) acquisition has been completed
66	MPU_13_INT	MPU13 interrupt
67	MPU_14_INT	MPU14 interrupt
68	NETCP_MDIO_LINK_INT0	Packet Accelerator 0 subsystem MDIO interrupt
69	NETCP_MDIO_LINK_INT1	Packet Accelerator 0 subsystem MDIO interrupt
70	NETCP_MDIO_USER_INT0	Packet Accelerator 0 subsystem MDIO interrupt
71	NETCP_MDIO_USER_INT1	Packet Accelerator 0 subsystem MDIO interrupt
72	NETCP_MISC_INT	Packet Accelerator 0 subsystem misc interrupt
73	TRACER_CORE_0_INT	Tracer sliding time window interrupt for DSP0 L2
74	TRACER_CORE_1_INT	Tracer sliding time window interrupt for DSP1 L2
75	TRACER_CORE_2_INT	Tracer sliding time window interrupt for DSP2 L2
76	TRACER_CORE_3_INT	Tracer sliding time window interrupt for DSP3 L2
77	TRACER_DDR_INT	Tracer sliding time window interrupt for MSMC-DDR3A
78	TRACER_MSMC_0_INT	Tracer sliding time window interrupt for MSMC SRAM bank0



**Table 6-25 CIC1 Event Inputs — C66x CorePac Secondary Interrupts (Part 3 of 12)**

Event No.	Event Name	Description
79	TRACER_MSMC_1_INT	Tracer sliding time window interrupt for MSMC SRAM bank1
80	TRACER_MSMC_2_INT	Tracer sliding time window interrupt for MSMC SRAM bank2
81	TRACER_MSMC_3_INT	Tracer sliding time window interrupt for MSMC SRAM bank3
82	TRACER_CFG_INT	Tracer sliding time window interrupt for CFG0 TeraNet
83	TRACER_QMSS_QM_CFG1_INT	Tracer sliding time window interrupt for Navigator CFG1 slave port
84	TRACER_QMSS_DMA_INT	Tracer sliding time window interrupt for Navigator DMA internal bus slave port
85	TRACER_SEM_INT	Tracer sliding time window interrupt for Semaphore
86	PSC_ALLINT	Power & Sleep Controller interrupt
87	MSMC_SCRUB_CERROR	Correctable (1-bit) soft error detected during scrub cycle
88	BOOTCFG_INT	Chip-level MMR Error Register
89	SR_0_PO_VCON_SMPSEERR_INT	SmartReflex SMPS error interrupt
90	MPU_0_INT	MPU0 addressing violation interrupt and protection violation interrupt.
91	QMSS_QUE_PEND_659	Navigator transmit queue pending event for indicated queue
92	MPU_1_INT	MPU1 addressing violation interrupt and protection violation interrupt.
93	QMSS_QUE_PEND_660	Navigator transmit queue pending event for indicated queue
94	MPU_2_INT	MPU2 addressing violation interrupt and protection violation interrupt.
95	QMSS_QUE_PEND_661	Navigator transmit queue pending event for indicated queue
96	MPU_3_INT	MPU3 addressing violation interrupt and protection violation interrupt.
97	QMSS_QUE_PEND_662	Navigator transmit queue pending event for indicated queue
98	MSMC_DEDC_CERROR	Correctable (1-bit) soft error detected on SRAM read
99	MSMC_DEDC_NC_ERROR	Non-correctable (2-bit) soft error detected on SRAM read
100	MSMC_SCRUB_NC_ERROR	Non-correctable (2-bit) soft error detected during scrub cycle
101	Reserved	Reserved
102	MSMC_MPF_ERROR8	Memory protection fault indicators for system master PrivID = 8
103	MSMC_MPF_ERROR9	Memory protection fault indicators for system master PrivID = 9
104	MSMC_MPF_ERROR10	Memory protection fault indicators for system master PrivID = 10
105	MSMC_MPF_ERROR11	Memory protection fault indicators for system master PrivID = 11
106	MSMC_MPF_ERROR12	Memory protection fault indicators for system master PrivID = 12
107	MSMC_MPF_ERROR13	Memory protection fault indicators for system master PrivID = 13
108	MSMC_MPF_ERROR14	Memory protection fault indicators for system master PrivID = 14
109	MSMC_MPF_ERROR15	Memory protection fault indicators for system master PrivID = 15
110	DDR3_0_ERR	DDR3A_EMIF Error interrupt
111	HyperLink_0_INT	HyperLink 0 interrupt
112	SRIO_INTDST0	SRIO interrupt
113	SRIO_INTDST1	SRIO interrupt
114	SRIO_INTDST2	SRIO interrupt
115	SRIO_INTDST3	SRIO interrupt
116	SRIO_INTDST4	SRIO interrupt
117	SRIO_INTDST5	SRIO interrupt
118	SRIO_INTDST6	SRIO interrupt
119	SRIO_INTDST7	SRIO interrupt
120	SRIO_INTDST8	SRIO interrupt
121	SRIO_INTDST9	SRIO interrupt
122	SRIO_INTDST10	SRIO interrupt

**Table 6-25 CIC1 Event Inputs — C66x CorePac Secondary Interrupts (Part 4 of 12)**

Event No.	Event Name	Description
123	SRIO_INTDST11	SRIO interrupt
124	SRIO_INTDST12	SRIO interrupt
125	SRIO_INTDST13	SRIO interrupt
126	SRIO_INTDST14	SRIO interrupt
127	SRIO_INTDST15	SRIO interrupt
128	AEMIF_EASYNCERR	Asynchronous EMIF16 error interrupt
129	TRACER_CORE_4_INT	Tracer sliding time window interrupt for DSP4 L2
130	TRACER_CORE_5_INT	Tracer sliding time window interrupt for DSP5 L2
131	TRACER_CORE_6_INT	Tracer sliding time window interrupt for DSP6 L2
132	TRACER_CORE_7_INT	Tracer sliding time window interrupt for DSP7 L2
133	QMSS_INTD_1_PKTDMA_0	Navigator interrupt for Packet DMA starvation
134	QMSS_INTD_1_PKTDMA_1	Navigator interrupt for Packet DMA starvation
135	SRIO_INT_PKTDMA_0	IPC interrupt generation
136	NETCP_PKTDMA_INT0	Packet Accelerator0 Packet DMA starvation interrupt
137	SR_0_SMARTREFLEX_INTREQ0	SmartReflex controller interrupt
138	SR_0_SMARTREFLEX_INTREQ1	SmartReflex controller interrupt
139	SR_0_SMARTREFLEX_INTREQ2	SmartReflex controller interrupt
140	SR_0_SMARTREFLEX_INTREQ3	SmartReflex controller interrupt
141	SR_0_VPNOSMPSACK	SmartReflex VPVOLTUPDATE has been asserted but SMPS has not been responded to in a defined time interval
142	SR_0_VPEQVALUE	SmartReflex SRSINTERUPT is asserted, but the new voltage is not different from the current SMPS voltage
143	SR_0_VPMAXVDD	SmartReflex. The new voltage required is equal to or greater than MaxVdd
144	SR_0_VPMINVDD	SmartReflex. The new voltage required is equal to or less than MinVdd
145	SR_0_VPINIDLE	SmartReflex indicating that the FSM of voltage processor is in idle
146	SR_0_VPOPPCHANGEDONE	SmartReflex indicating that the average frequency error is within the desired limit
147	Reserved	Reserved
148	UART_0_UARTINT	UART0 interrupt
149	UART_0_URXEVT	UART0 receive event
150	UART_0_UTXEVT	UART0 transmit event
151	QMSS_QUE_PEND_663	Navigator transmit queue pending event for indicated queue
152	QMSS_QUE_PEND_664	Navigator transmit queue pending event for indicated queue
153	QMSS_QUE_PEND_665	Navigator transmit queue pending event for indicated queue
154	QMSS_QUE_PEND_666	Navigator transmit queue pending event for indicated queue
155	QMSS_QUE_PEND_667	Navigator transmit queue pending event for indicated queue
156	QMSS_QUE_PEND_668	Navigator transmit queue pending event for indicated queue
157	QMSS_QUE_PEND_669	Navigator transmit queue pending event for indicated queue
158	QMSS_QUE_PEND_670	Navigator transmit queue pending event for indicated queue
159	QMSS_QUE_PEND_671	Navigator transmit queue pending event for indicated queue
160	SR_0_VPSMPSACK	SmartReflex VPVOLTUPDATE asserted and SMPS has acknowledged in a defined time interval
161	ARM_TBR_DMA	ARM trace buffer (TBR) DMA event
162	ARM_TBR_ACQ	ARM trace buffer (TBR) Acquisition has been completed
163	ARM_NINTERRIRQ	ARM internal memory ECC error interrupt request
164	ARM_NAXIERRIRQ	ARM bus error interrupt request

**Table 6-25 CIC1 Event Inputs — C66x CorePac Secondary Interrupts (Part 5 of 12)**

Event No.	Event Name	Description
165	SR_0_SR_TEMPSENSOR	SmartReflex temperature threshold crossing interrupt
166	SR_0_SR_TIMERINT	SmartReflex internal timer expiration interrupt
167	AIF_ATEVT8	AIF timer event
168	AIF_ATEVT9	AIF timer event
169	AIF_ATEVT10	AIF timer event
170	AIF_ATEVT11	AIF timer event
171	AIF_ATEVT12	AIF timer event
172	AIF_ATEVT13	AIF timer event
173	AIF_ATEVT14	AIF timer event
174	AIF_ATEVT15	AIF timer event
175	TIMER_7_INTL	Timer interrupt low
176	TIMER_7_INTH	Timer interrupt high
177	TIMER_6_INTL	Timer interrupt low
178	TIMER_6_INTH	Timer interrupt high
179	TIMER_5_INTL	Timer interrupt low
180	TIMER_5_INTH	Timer interrupt high
181	TIMER_4_INTL	Timer interrupt low
182	TIMER_4_INTH	Timer interrupt high
183	TIMER_3_INTL	Timer interrupt low
184	TIMER_3_INTH	Timer interrupt high
185	TIMER_2_INTL	Timer interrupt low
186	TIMER_2_INTH	Timer interrupt high
187	TIMER_1_INTL	Timer interrupt low
188	TIMER_1_INTH	Timer interrupt high
189	TIMER_0_INTL	Timer interrupt low
190	TIMER_0_INTH	Timer interrupt high
191	TCP3D_0_INT	TCP3d interrupt
192	TCP3D_1_INT	TCP3d interrupt
193	Reserved	Reserved
194	Reserved	Reserved
195	TCP3D_0_REVT0	TCP3d event
196	TCP3D_0_REVT1	TCP3d event
197	TCP3D_1_REVT0	TCP3d event
198	TCP3D_1_REVT1	TCP3d event
199	Reserved	Reserved
200	Reserved	Reserved
201	Reserved	Reserved
202	Reserved	Reserved
203	TAC_INT	TAC interrupt
204	TAC_DEVT0	TAC debug event
205	TAC_DEVT1	TAC debug event
206	AIF_INT	AIF interrupt
207	EDMACC_4_ERRINT	EDMA3CC4 error interrupt
208	EDMACC_4_MPINT	EDMA3CC4 memory protection interrupt

**Table 6-25 CIC1 Event Inputs — C66x CorePac Secondary Interrupts (Part 6 of 12)**

Event No.	Event Name	Description
209	EDMACC_4_TC_0_ERRINT	EDMA3CC4 TPTC0 error interrupt
210	EDMACC_4_TC_1_ERRINT	EDMA3CC4 TPTC1 error interrupt
211	EDMACC_4_GINT	EDMA3CC4 GINT
212	EDMACC_4_TC_0_INT	EDMA3CC4 individual completion interrupt
213	EDMACC_4_TC_1_INT	EDMA3CC4 individual completion interrupt
214	EDMACC_4_TC_2_INT	EDMA3CC4 individual completion interrupt
215	EDMACC_4_TC_3_INT	EDMA3CC4 individual completion interrupt
216	EDMACC_4_TC_4_INT	EDMA3CC4 individual completion interrupt
217	EDMACC_4_TC_5_INT	EDMA3CC4 individual completion interrupt
218	EDMACC_4_TC_6_INT	EDMA3CC4 individual completion interrupt
219	EDMACC_4_TC_7_INT	EDMA3CC4 individual completion interrupt
220	EDMACC_3_ERRINT	EDMA3CC3 error interrupt
221	EDMACC_3_MPINT	EDMA3CC3 memory protection interrupt
222	EDMACC_3_TC_0_ERRINT	EDMA3CC3 TPTC0 error interrupt
223	EDMACC_3_TC_1_ERRINT	EDMA3CC3 TPTC1 error interrupt
224	EDMACC_3_GINT	EDMA3CC3 GINT
225	EDMACC_3_TC_0_INT	EDMA3CC3 individual completion interrupt
226	EDMACC_3_TC_1_INT	EDMA3CC3 individual completion interrupt
227	EDMACC_3_TC_2_INT	EDMA3CC3 individual completion interrupt
228	EDMACC_3_TC_3_INT	EDMA3CC3 individual completion interrupt
229	EDMACC_3_TC_4_INT	EDMA3CC3 individual completion interrupt
230	EDMACC_3_TC_5_INT	EDMA3CC3 individual completion interrupt
231	EDMACC_3_TC_6_INT	EDMA3CC3 individual completion interrupt
232	EDMACC_3_TC_7_INT	EDMA3CC3 individual completion interrupt
233	UART_1_UARTINT	UART1 interrupt
234	UART_1_URXEVT	UART1 receive event
235	UART_1_UTXEVT	UART1 transmit event
236	I2C_1_INT	I2C1 interrupt
237	I2C_1_REVT	I2C1 receive event
238	I2C_1_XEVT	I2C1 transmit event
239	SPI_1_INT0	SPI1 interrupt0
240	SPI_1_INT1	SPI1 interrupt1
241	SPI_1_XEVT	SPI1 transmit event
242	SPI_1_REVT	SPI1 receive event
243	MPU_5_INT	MPU5 addressing violation interrupt and protection violation interrupt
244	MPU_8_INT	MPU8 addressing violation interrupt and protection violation interrupt
245	MPU_9_INT	MPU9 addressing violation interrupt and protection violation interrupt
246	MPU_11_INT	MPU11 addressing violation interrupt and protection violation interrupt
247	MPU_4_INT	MPU4 addressing violation interrupt and protection violation interrupt
248	MPU_6_INT	MPU6 addressing violation interrupt and protection violation interrupt
249	MPU_7_INT	MPU7 addressing violation interrupt and protection violation interrupt
250	MPU_10_INT	MPU10 addressing violation interrupt and protection violation interrupt
251	SPI_2_INT0	SPI2 interrupt0
252	SPI_2_INT1	SPI2 interrupt1

**Table 6-25 CIC1 Event Inputs — C66x CorePac Secondary Interrupts (Part 7 of 12)**

Event No.	Event Name	Description
253	SPI_2_XEVT	SPI2 transmit event
254	SPI_2_REVT	SPI2 receive event
255	I2C_2_INT	I2C2 interrupt
256	I2C_2_REVT	I2C2 receive event
257	I2C_2_XEVT	I2C2 transmit event
258	Reserved	Reserved
259	Reserved	Reserved
260	Reserved	Reserved
261	Reserved	Reserved
262	Reserved	Reserved
263	Reserved	Reserved
264	USIM_PONIRQ	USIM interrupt
265	USIM_RREQ	USIM read DMA event
266	USIM_WREQ	USIM write DMA event
267	BCP_INT0	BCP interrupt
268	BCP_INT1	BCP interrupt
269	BCP_INT2	BCP interrupt
270	BCP_INT3	BCP interrupt
271	RAC_0_TRACE_GCCP0	RAC trace
272	RAC_0_TRACE_GCCP1	RAC trace
273	RAC_1_TRACE_GCCP0	RAC trace
274	RAC_1_TRACE_GCCP1	RAC trace
275	Reserved	Reserved
276	Reserved	Reserved
277	Reserved	Reserved
278	Reserved	Reserved
279	TAC_DEVT2	TAC debug
280	TAC_DEVT3	TAC debug
281	TAC_DEVT4	TAC debug
282	TAC_DEVT5	TAC debug
283	Reserved	Reserved
284	Reserved	Reserved
285	Reserved	Reserved
286	Reserved	Reserved
287	Reserved	Reserved
288	Reserved	Reserved
289	Reserved	Reserved
290	TRACER_RAC_1_INT	Tracer RAC interrupt
291	TRACER_RAC_FE_INT	Tracer RAC interrupt
292	QMSS_QUE_PEND_652	Navigator transmit queue pending event for indicated queue
293	QMSS_QUE_PEND_653	Navigator transmit queue pending event for indicated queue
294	QMSS_QUE_PEND_654	Navigator transmit queue pending event for indicated queue
295	QMSS_QUE_PEND_655	Navigator transmit queue pending event for indicated queue
296	QMSS_QUE_PEND_656	Navigator transmit queue pending event for indicated queue

**Table 6-25 CIC1 Event Inputs — C66x CorePac Secondary Interrupts (Part 8 of 12)**

Event No.	Event Name	Description
297	QMSS_QUE_PEND_657	Navigator transmit queue pending event for indicated queue
298	QMSS_QUE_PEND_8844	Navigator transmit queue pending event for indicated queue
299	QMSS_QUE_PEND_8845	Navigator transmit queue pending event for indicated queue
300	QMSS_QUE_PEND_8846	Navigator transmit queue pending event for indicated queue
301	QMSS_QUE_PEND_8847	Navigator transmit queue pending event for indicated queue
302	QMSS_QUE_PEND_8848	Navigator transmit queue pending event for indicated queue
303	QMSS_QUE_PEND_8849	Navigator transmit queue pending event for indicated queue
304	QMSS_QUE_PEND_8850	Navigator transmit queue pending event for indicated queue
305	QMSS_QUE_PEND_8851	Navigator transmit queue pending event for indicated queue
306	QMSS_QUE_PEND_8852	Navigator transmit queue pending event for indicated queue
307	QMSS_QUE_PEND_8853	Navigator transmit queue pending event for indicated queue
308	QMSS_QUE_PEND_8854	Navigator transmit queue pending event for indicated queue
309	QMSS_QUE_PEND_8855	Navigator transmit queue pending event for indicated queue
310	QMSS_QUE_PEND_8856	Navigator transmit queue pending event for indicated queue
311	QMSS_QUE_PEND_8857	Navigator transmit queue pending event for indicated queue
312	QMSS_QUE_PEND_8858	Navigator transmit queue pending event for indicated queue
313	QMSS_QUE_PEND_8859	Navigator transmit queue pending event for indicated queue
314	QMSS_QUE_PEND_8860	Navigator transmit queue pending event for indicated queue
315	QMSS_QUE_PEND_8861	Navigator transmit queue pending event for indicated queue
316	QMSS_QUE_PEND_8862	Navigator transmit queue pending event for indicated queue
317	QMSS_QUE_PEND_8863	Navigator transmit queue pending event for indicated queue
318	QMSS_INTD_2_PKTDMA_0	Navigator ECC error interrupt
319	QMSS_INTD_2_PKTDMA_1	Navigator ECC error interrupt
320	QMSS_INTD_1_LOW_0	Navigator interrupt low
321	QMSS_INTD_1_LOW_1	Navigator interrupt low
322	QMSS_INTD_1_LOW_2	Navigator interrupt low
323	QMSS_INTD_1_LOW_3	Navigator interrupt low
324	QMSS_INTD_1_LOW_4	Navigator interrupt low
325	QMSS_INTD_1_LOW_5	Navigator interrupt low
326	QMSS_INTD_1_LOW_6	Navigator interrupt low
327	QMSS_INTD_1_LOW_7	Navigator interrupt low
328	QMSS_INTD_1_LOW_8	Navigator interrupt low
329	QMSS_INTD_1_LOW_9	Navigator interrupt low
330	QMSS_INTD_1_LOW_10	Navigator interrupt low
331	QMSS_INTD_1_LOW_11	Navigator interrupt low
332	QMSS_INTD_1_LOW_12	Navigator interrupt low
333	QMSS_INTD_1_LOW_13	Navigator interrupt low
334	QMSS_INTD_1_LOW_14	Navigator interrupt low
335	QMSS_INTD_1_LOW_15	Navigator interrupt low
336	QMSS_INTD_2_LOW_0	Navigator second interrupt low
337	QMSS_INTD_2_LOW_1	Navigator second interrupt low
338	QMSS_INTD_2_LOW_2	Navigator second interrupt low
339	QMSS_INTD_2_LOW_3	Navigator second interrupt low
340	QMSS_INTD_2_LOW_4	Navigator second interrupt low

**Table 6-25 CIC1 Event Inputs — C66x CorePac Secondary Interrupts (Part 9 of 12)**

Event No.	Event Name	Description
341	QMSS_INTD_2_LOW_5	Navigator second interrupt low
342	QMSS_INTD_2_LOW_6	Navigator second interrupt low
343	QMSS_INTD_2_LOW_7	Navigator second interrupt low
344	QMSS_INTD_2_LOW_8	Navigator second interrupt low
345	QMSS_INTD_2_LOW_9	Navigator second interrupt low
346	QMSS_INTD_2_LOW_10	Navigator second interrupt low
347	QMSS_INTD_2_LOW_11	Navigator second interrupt low
348	QMSS_INTD_2_LOW_12	Navigator second interrupt low
349	QMSS_INTD_2_LOW_13	Navigator second interrupt low
350	QMSS_INTD_2_LOW_14	Navigator second interrupt low
351	QMSS_INTD_2_LOW_15	Navigator second interrupt low
352	TRACER_EDMACC_0	Tracer sliding time window interrupt for EDMA3CC0
353	TRACER_EDMACC_123_INT	Tracer sliding time window interrupt for EDMA3CC1, EDMA3CC2 and EDMA3CC3
354	TRACER_CIC_INT	Tracer sliding time window interrupt for interrupt controllers (CIC)
355	TRACER_MSMC_4_INT	Tracer sliding time window interrupt for MSMC SRAM bank4
356	TRACER_MSMC_5_INT	Tracer sliding time window interrupt for MSMC SRAM bank5
357	TRACER_MSMC_6_INT	Tracer sliding time window interrupt for MSMC SRAM bank6
358	TRACER_MSMC_7_INT	Tracer sliding time window interrupt for MSMC SRAM bank7
359	TRACER_SPI_ROM_EMIF_INT	Tracer sliding time window interrupt for SPI/ROM/EMIF16 modules
360	TRACER_QMSS_QM_CFG2_INT	Tracer sliding time window interrupt for QM2
361	TRACER_TAC_BE_INT	Tracer TAC interrupt
362	Reserved	Reserved
363	TRACER_DDR_1_INT	Tracer sliding time window interrupt for DDR3B
364	TRACER_BCR_INT	Tracer sliding time window interrupt for BCR
365	HyperLink_1_INT	HyperLink 1 interrupt
366	VCP2_0_INT0	VCP interrupt
367	VCP2_0_INT1	VCP interrupt
368	VCP2_0_INT2	VCP interrupt
369	VCP2_0_INT3	VCP interrupt
370	VCP2_1_INT0	VCP interrupt
371	VCP2_1_INT1	VCP interrupt
372	VCP2_1_INT2	VCP interrupt
373	VCP2_1_INT3	VCP interrupt
374	VCP2_0_REVT0	VCP event
375	VCP2_0_XEVT0	VCP event
376	VCP2_0_REVT1	VCP event
377	VCP2_0_XEVT1	VCP event
378	VCP2_0_REVT2	VCP event
379	VCP2_0_XEVT2	VCP event
380	VCP2_0_REVT3	VCP event
381	VCP2_0_XEVT3	VCP event
382	VCP2_1_REVT0	VCP event
383	VCP2_1_XEVT0	VCP event
384	VCP2_1_REVT1	VCP event

**Table 6-25 CIC1 Event Inputs — C66x CorePac Secondary Interrupts (Part 10 of 12)**

Event No.	Event Name	Description
385	VCP2_1_XEVT1	VCP event
386	VCP2_1_REVT2	VCP event
387	VCP2_1_XEVT2	VCP event
388	VCP2_1_REVT3	VCP event
389	VCP2_1_XEVT3	VCP event
390	FFTC_0_INT0	FFTC interrupt
391	FFTC_0_INT1	FFTC interrupt
392	FFTC_0_INT2	FFTC interrupt
393	FFTC_0_INT3	FFTC interrupt
394	FFTC_1_INT0	FFTC interrupt
395	FFTC_1_INT1	FFTC interrupt
396	FFTC_1_INT2	FFTC interrupt
397	FFTC_1_INT3	FFTC interrupt
398	FFTC_2_INT0	FFTC interrupt
399	FFTC_2_INT1	FFTC interrupt
400	FFTC_2_INT2	FFTC interrupt
401	FFTC_2_INT3	FFTC interrupt
402	FFTC_3_INT0	FFTC interrupt
403	FFTC_3_INT1	FFTC interrupt
404	FFTC_3_INT2	FFTC interrupt
405	FFTC_3_INT3	FFTC interrupt
406	Reserved	Reserved
407	Reserved	Reserved
408	Reserved	Reserved
409	Reserved	Reserved
410	Reserved	Reserved
411	Reserved	Reserved
412	Reserved	Reserved
413	Reserved	Reserved
414	AIF_ATEVT16	AIF timer event
415	AIF_ATEVT17	AIF timer event
416	AIF_ATEVT18	AIF timer event
417	AIF_ATEVT19	AIF timer event
418	AIF_ATEVT20	AIF timer event
419	AIF_ATEVT21	AIF timer event
420	AIF_ATEVT22	AIF timer event
421	AIF_ATEVT23	AIF timer event
422	USB_INT00	USB interrupt
423	USB_INT04	USB interrupt
424	USB_INT05	USB interrupt
425	USB_INT06	USB interrupt
426	USB_INT07	USB interrupt
427	USB_INT08	USB interrupt
428	USB_INT09	USB interrupt



**Table 6-25 CIC1 Event Inputs — C66x CorePac Secondary Interrupts (Part 11 of 12)**

Event No.	Event Name	Description
429	USB_INT10	USB interrupt
430	USB_INT11	USB interrupt
431	USB_MISCINT	USB miscellaneous interrupt
432	USB_OABSINT	USB OABS interrupt
433	TIMER_12_INTL	Timer interrupt low
434	TIMER_12_INTH	Timer interrupt high
435	TIMER_13_INTL	Timer interrupt low
436	TIMER_13_INTH	Timer interrupt high
437	TIMER_14_INTL	Timer interrupt low
438	TIMER_14_INTH	Timer interrupt high
439	TIMER_15_INTL	Timer interrupt low
440	TIMER_15_INTH	Timer interrupt high
441	TIMER_16_INTL	Timer interrupt low
442	TIMER_17_INTL	Timer interrupt high
443	TIMER_18_INTL	Timer interrupt low
444	TIMER_19_INTL	Timer interrupt high
445	DDR3_1_ERR	DDR3B_EMIF error interrupt
446	GPIO_INT16	GPIO interrupt
447	GPIO_INT17	GPIO interrupt
448	GPIO_INT18	GPIO interrupt
449	GPIO_INT19	GPIO interrupt
450	GPIO_INT20	GPIO interrupt
451	GPIO_INT21	GPIO interrupt
452	GPIO_INT22	GPIO interrupt
453	GPIO_INT23	GPIO interrupt
454	GPIO_INT24	GPIO interrupt
455	GPIO_INT25	GPIO interrupt
456	GPIO_INT26	GPIO interrupt
457	GPIO_INT27	GPIO interrupt
458	GPIO_INT28	GPIO interrupt
459	GPIO_INT29	GPIO interrupt
460	GPIO_INT30	GPIO interrupt
461	GPIO_INT31	GPIO interrupt
462	SRIO_INTDST20	SRIOI interrupt
463	SRIO_INTDST21	SRIOI interrupt
464	SRIO_INTDST22	SRIOI interrupt
465	SRIO_INTDST23	SRIOI interrupt
466	PCIE_INT8	PCIE MSI interrupt
467	PCIE_INT9	PCIE MSI interrupt
468	PCIE_INT10	PCIE MSI interrupt
469	PCIE_INT11	PCIE MSI interrupt
470	SEM_INT12	Semaphore interrupt
471	SEM_INT13	Semaphore interrupt
472	SEM_ERR12	Semaphore error interrupt

**Table 6-25 CIC1 Event Inputs — C66x CorePac Secondary Interrupts (Part 12 of 12)**

Event No.	Event Name	Description
473	SEM_ERR13	Semaphore error interrupt
474	Reserved	Reserved
<b>End of Table 6-25</b>		

**Table 6-26 CIC2 Event Inputs (Secondary Events for EDMA3CC0 and HyperLinks) (Part 1 of 12)**

Event No.	Event Name	Description
0	GPIO_INT8	GPIO interrupt
1	GPIO_INT9	GPIO interrupt
2	GPIO_INT10	GPIO interrupt
3	GPIO_INT11	GPIO interrupt
4	GPIO_INT12	GPIO interrupt
5	GPIO_INT13	GPIO interrupt
6	GPIO_INT14	GPIO interrupt
7	GPIO_INT15	GPIO interrupt
8	DBGTBR_DMAINT	Debug trace buffer (TBR) DMA event
9	Reserved	Reserved
10	Reserved	Reserved
11	TETB_FULLINT0	TETB0 is full
12	TETB_HFULLINT0	TETB0 is half full
13	TETB_ACQINT0	TETB0 acquisition has been completed
14	TETB_FULLINT1	TETB1 is full
15	TETB_HFULLINT1	TETB1 is half full
16	TETB_ACQINT1	TETB1 acquisition has been completed
17	TETB_FULLINT2	TETB2 is full
18	TETB_HFULLINT2	TETB2 is half full
19	TETB_ACQINT2	TETB2 acquisition has been completed
20	TETB_FULLINT3	TETB3 is full
21	TETB_HFULLINT3	TETB3 is half full
22	TETB_ACQINT3	TETB3 acquisition has been completed
23	Reserved	Reserved
24	QMSS_INTD_1_HIGH_16	Navigator hi interrupt
25	QMSS_INTD_1_HIGH_17	Navigator hi interrupt
26	QMSS_INTD_1_HIGH_18	Navigator hi interrupt
27	QMSS_INTD_1_HIGH_19	Navigator hi interrupt
28	QMSS_INTD_1_HIGH_20	Navigator hi interrupt
29	QMSS_INTD_1_HIGH_21	Navigator hi interrupt
30	QMSS_INTD_1_HIGH_22	Navigator hi interrupt
31	QMSS_INTD_1_HIGH_23	Navigator hi interrupt
32	QMSS_INTD_1_HIGH_24	Navigator hi interrupt
33	QMSS_INTD_1_HIGH_25	Navigator hi interrupt
34	QMSS_INTD_1_HIGH_26	Navigator hi interrupt
35	QMSS_INTD_1_HIGH_27	Navigator hi interrupt
36	QMSS_INTD_1_HIGH_28	Navigator hi interrupt

**Table 6-26 CIC2 Event Inputs (Secondary Events for EDMA3CC0 and HyperLinks) (Part 2 of 12)**

Event No.	Event Name	Description
37	QMSS_INTD_1_HIGH_29	Navigator hi interrupt
38	QMSS_INTD_1_HIGH_30	Navigator hi interrupt
39	QMSS_INTD_1_HIGH_31	Navigator hi interrupt
40	NETCP_MDIO_LINK_INT0	Packet Accelerator 0 subsystem MDIO interrupt
41	NETCP_MDIO_LINK_INT1	Packet Accelerator 0 subsystem MDIO interrupt
42	NETCP_MDIO_USER_INT0	Packet Accelerator 0 subsystem MDIO interrupt
43	NETCP_MDIO_USER_INT1	Packet Accelerator 0 subsystem MDIO interrupt
44	NETCP_MISC_INT	Packet Accelerator 0 subsystem MDIO interrupt
45	TRACER_CORE_0_INT	Tracer sliding time window interrupt for DSP0 L2
46	TRACER_CORE_1_INT	Tracer sliding time window interrupt for DSP1 L2
47	TRACER_CORE_2_INT	Tracer sliding time window interrupt for DSP2 L2
48	TRACER_CORE_3_INT	Tracer sliding time window interrupt for DSP3 L2
49	TRACER_DDR_INT	Tracer sliding time window interrupt for MSMC-DDR3A
50	TRACER_MSMC_0_INT	Tracer sliding time window interrupt for MSMC SRAM bank0
51	TRACER_MSMC_1_INT	Tracer sliding time window interrupt for MSMC SRAM bank1
52	TRACER_MSMC_2_INT	Tracer sliding time window interrupt for MSMC SRAM bank2
53	TRACER_MSMC_3_INT	Tracer sliding time window interrupt for MSMC SRAM bank3
54	TRACER_CFG_INT	Tracer sliding time window interrupt for TeraNet CFG
55	TRACER_QMSS_QM_CFG1_INT	Tracer sliding time window interrupt for Navigator CFG1 slave port
56	TRACER_QMSS_DMA_INT	Tracer sliding time window interrupt for Navigator DMA internal bus slave port
57	TRACER_SEM_INT	Tracer sliding time window interrupt for Semaphore interrupt
58	SEM_ERR0	Semaphore error interrupt
59	SEM_ERR1	Semaphore error interrupt
60	SEM_ERR2	Semaphore error interrupt
61	SEM_ERR3	Semaphore error interrupt
62	BOOTCFG_INT	BOOTCFG error interrupt
63	NETCP_PKTDMA_INT0	Packet Accelerator0 Packet DMA starvation interrupt
64	MPU_0_INT	MPU0 interrupt
65	MSMC_SCRUB_CERROR	MSMC error interrupt
66	MPU_1_INT	MPU1 interrupt
67	SRIO_INT_PKTDMA_0	Packet Accelerator0 Packet DMA interrupt
68	MPU_2_INT	MPU2 interrupt
69	QMSS_INTD_1_PKTDMA_0	Navigator Packet DMA interrupt
70	MPU_3_INT	MPU3 interrupt
71	QMSS_INTD_1_PKTDMA_1	Navigator Packet DMA interrupt
72	MSMC_DEDC_CERROR	MSMC error interrupt
73	MSMC_DEDC_NC_ERROR	MSMC error interrupt
74	MSMC_SCRUB_NC_ERROR	MSMC error interrupt
75	Reserved	Reserved
76	MSMC_MPF_ERROR0	Memory protection fault indicators for system master PrivID = 0
77	MSMC_MPF_ERROR1	Memory protection fault indicators for system master PrivID = 1
78	MSMC_MPF_ERROR2	Memory protection fault indicators for system master PrivID = 2
79	MSMC_MPF_ERROR3	Memory protection fault indicators for system master PrivID = 3
80	MSMC_MPF_ERROR4	Memory protection fault indicators for system master PrivID = 4

**Table 6-26 CIC2 Event Inputs (Secondary Events for EDMA3CC0 and HyperLinks) (Part 3 of 12)**

Event No.	Event Name	Description
81	MSMC_MPF_ERROR5	Memory protection fault indicators for system master PrivID = 5
82	MSMC_MPF_ERROR6	Memory protection fault indicators for system master PrivID = 6
83	MSMC_MPF_ERROR7	Memory protection fault indicators for system master PrivID = 7
84	MSMC_MPF_ERROR8	Memory protection fault indicators for system master PrivID = 8
85	MSMC_MPF_ERROR9	Memory protection fault indicators for system master PrivID = 9
86	MSMC_MPF_ERROR10	Memory protection fault indicators for system master PrivID = 10
87	MSMC_MPF_ERROR11	Memory protection fault indicators for system master PrivID = 11
88	MSMC_MPF_ERROR12	Memory protection fault indicators for system master PrivID = 12
89	MSMC_MPF_ERROR13	Memory protection fault indicators for system master PrivID = 13
90	MSMC_MPF_ERROR14	Memory protection fault indicators for system master PrivID = 14
91	MSMC_MPF_ERROR15	Memory protection fault indicators for system master PrivID = 15
92	Reserved	Reserved
93	SRIO_INTDST0	SRIO interrupt
94	SRIO_INTDST1	SRIO interrupt
95	SRIO_INTDST2	SRIO interrupt
96	SRIO_INTDST3	SRIO interrupt
97	SRIO_INTDST4	SRIO interrupt
98	SRIO_INTDST5	SRIO interrupt
99	SRIO_INTDST6	SRIO interrupt
100	SRIO_INTDST7	SRIO interrupt
101	SRIO_INTDST8	SRIO interrupt
102	SRIO_INTDST9	SRIO interrupt
103	SRIO_INTDST10	SRIO interrupt
104	SRIO_INTDST11	SRIO interrupt
105	SRIO_INTDST12	SRIO interrupt
106	SRIO_INTDST13	SRIO interrupt
107	SRIO_INTDST14	SRIO interrupt
108	SRIO_INTDST15	SRIO interrupt
109	SRIO_INTDST16	SRIO interrupt
110	SRIO_INTDST17	SRIO interrupt
111	SRIO_INTDST18	SRIO interrupt
112	SRIO_INTDST19	SRIO interrupt
113	SRIO_INTDST20	SRIO interrupt
114	SRIO_INTDST21	SRIO interrupt
115	SRIO_INTDST22	SRIO interrupt
116	SRIO_INTDST23	SRIO interrupt
117	AEMIF_EASYNCERR	Asynchronous EMIF16 error interrupt
118	TETB_FULLINT4	TETB4 is full
119	TETB_HFULLINT4	TETB4 is half full
120	TETB_ACQINT4	TETB4 acquisition has been completed
121	TETB_FULLINT5	TETB5 is full
122	TETB_HFULLINT5	TETB5 is half full
123	TETB_ACQINT5	TETB5 acquisition has been completed
124	TETB_FULLINT6	TETB6 is full

**Table 6-26 CIC2 Event Inputs (Secondary Events for EDMA3CC0 and HyperLinks) (Part 4 of 12)**

Event No.	Event Name	Description
125	TETB_HFULLINT6	TETB6 is half full
126	TETB_ACQINT6	TETB6 acquisition has been completed
127	TETB_FULLINT7	TETB7 is full
128	TETB_HFULLINT7	TETB7 is half full
129	TETB_ACQINT7	TETB7 acquisition has been completed
130	TRACER_CORE_4_INT	Tracer sliding time window interrupt for DSP4 L2
131	TRACER_CORE_5_INT	Tracer sliding time window interrupt for DSP5 L2
132	TRACER_CORE_6_INT	Tracer sliding time window interrupt for DSP6 L2
133	TRACER_CORE_7_INT	Tracer sliding time window interrupt for DSP7 L2
134	SEM_ERR4	Semaphore error interrupt
135	SEM_ERR5	Semaphore error interrupt
136	SEM_ERR6	Semaphore error interrupt
137	SEM_ERR7	Semaphore error interrupt
138	QMSS_INTD_1_HIGH_0	Navigator hi interrupt
139	QMSS_INTD_1_HIGH_1	Navigator hi interrupt
140	QMSS_INTD_1_HIGH_2	Navigator hi interrupt
141	QMSS_INTD_1_HIGH_3	Navigator hi interrupt
142	QMSS_INTD_1_HIGH_4	Navigator hi interrupt
143	QMSS_INTD_1_HIGH_5	Navigator hi interrupt
144	QMSS_INTD_1_HIGH_6	Navigator hi interrupt
145	QMSS_INTD_1_HIGH_7	Navigator hi interrupt
146	QMSS_INTD_1_HIGH_8	Navigator hi interrupt
147	QMSS_INTD_1_HIGH_9	Navigator hi interrupt
148	QMSS_INTD_1_HIGH_10	Navigator hi interrupt
149	QMSS_INTD_1_HIGH_11	Navigator hi interrupt
150	QMSS_INTD_1_HIGH_12	Navigator hi interrupt
151	QMSS_INTD_1_HIGH_13	Navigator hi interrupt
152	QMSS_INTD_1_HIGH_14	Navigator hi interrupt
153	QMSS_INTD_1_HIGH_15	Navigator hi interrupt
154	QMSS_INTD_2_HIGH_0	Navigator second hi interrupt
155	QMSS_INTD_2_HIGH_1	Navigator second hi interrupt
156	QMSS_INTD_2_HIGH_2	Navigator second hi interrupt
157	QMSS_INTD_2_HIGH_3	Navigator second hi interrupt
158	QMSS_INTD_2_HIGH_4	Navigator second hi interrupt
159	QMSS_INTD_2_HIGH_5	Navigator second hi interrupt
160	QMSS_INTD_2_HIGH_6	Navigator second hi interrupt
161	QMSS_INTD_2_HIGH_7	Navigator second hi interrupt
162	QMSS_INTD_2_HIGH_8	Navigator second hi interrupt
163	QMSS_INTD_2_HIGH_9	Navigator second hi interrupt
164	QMSS_INTD_2_HIGH_10	Navigator second hi interrupt
165	QMSS_INTD_2_HIGH_11	Navigator second hi interrupt
166	QMSS_INTD_2_HIGH_12	Navigator second hi interrupt
167	QMSS_INTD_2_HIGH_13	Navigator second hi interrupt
168	QMSS_INTD_2_HIGH_14	Navigator second hi interrupt

**Table 6-26 CIC2 Event Inputs (Secondary Events for EDMA3CC0 and HyperLinks) (Part 5 of 12)**

Event No.	Event Name	Description
169	QMSS_INTD_2_HIGH_15	Navigator second hi interrupt
170	QMSS_INTD_2_HIGH_16	Navigator second hi interrupt
171	QMSS_INTD_2_HIGH_17	Navigator second hi interrupt
172	QMSS_INTD_2_HIGH_18	Navigator second hi interrupt
173	QMSS_INTD_2_HIGH_19	Navigator second hi interrupt
174	QMSS_INTD_2_HIGH_20	Navigator second hi interrupt
175	QMSS_INTD_2_HIGH_21	Navigator second hi interrupt
176	QMSS_INTD_2_HIGH_22	Navigator second hi interrupt
177	QMSS_INTD_2_HIGH_23	Navigator second hi interrupt
178	QMSS_INTD_2_HIGH_24	Navigator second hi interrupt
179	QMSS_INTD_2_HIGH_25	Navigator second hi interrupt
180	QMSS_INTD_2_HIGH_26	Navigator second hi interrupt
181	QMSS_INTD_2_HIGH_27	Navigator second hi interrupt
182	QMSS_INTD_2_HIGH_28	Navigator second hi interrupt
183	QMSS_INTD_2_HIGH_29	Navigator second hi interrupt
184	QMSS_INTD_2_HIGH_30	Navigator second hi interrupt
185	QMSS_INTD_2_HIGH_31	Navigator second hi interrupt
186	MPU_12_INT	MPU12 addressing violation interrupt and protection violation interrupt
187	MPU_13_INT	MPU13 addressing violation interrupt and protection violation interrupt
188	MPU_14_INT	MPU14 addressing violation interrupt and protection violation interrupt
189	Reserved	Reserved
190	Reserved	Reserved
191	Reserved	Reserved
192	Reserved	Reserved
193	Reserved	Reserved
194	Reserved	Reserved
195	Reserved	Reserved
196	Reserved	Reserved
197	Reserved	Reserved
198	Reserved	Reserved
199	TRACER_QMSS_QM_CFG2_INT	Tracer sliding time window interrupt for Navigator CFG2 slave port
200	TRACER_EDMACC_0	Tracer sliding time window interrupt foR EDMA3CC0
201	TRACER_EDMACC_123_INT	Tracer sliding time window interrupt for EDMA3CC1, EDMA3CC2 and EDMA3CC3
202	TRACER_CIC_INT	Tracer sliding time window interrupt for interrupt controllers (CIC)
203	MPU_4_INT	MPU4 addressing violation interrupt and protection violation interrupt
204	MPU_5_INT	MPU5 addressing violation interrupt and protection violation interrupt
205	MPU_6_INT	MPU6 addressing violation interrupt and protection violation interrupt
206	MPU_7_INT	MPU7 addressing violation interrupt and protection violation interrupt
207	MPU_8_INT	MPU8 addressing violation interrupt and protection violation interrupt
208	QMSS_INTD_2_PKTDMA_0	Navigator ECC error interrupt
209	QMSS_INTD_2_PKTDMA_1	Navigator ECC error interrupt
210	SR_0_VPSMPSACK	SmartReflex VPVOLTUPDATE asserted and SMPS has acknowledged in a defined time interval
211	DDR3_0_ERR	DDR3A error interrupt
212	HyperLink_0_INT	HyperLink 0 interrupt

**Table 6-26 CIC2 Event Inputs (Secondary Events for EDMA3CC0 and HyperLinks) (Part 6 of 12)**

Event No.	Event Name	Description
213	EDMACC_0_ERRINT	EDMA3CC0 error interrupt
214	EDMACC_0_MPINT	EDMA3CC0 memory protection interrupt
215	EDMACC_0_TC_0_ERRINT	EDMA3CC0 TPTC0 error interrupt
216	EDMACC_0_TC_1_ERRINT	EDMA3CC0 TPTC1 error interrupt
217	EDMACC_1_ERRINT	EDMA3CC1 error interrupt
218	EDMACC_1_MPINT	EDMA3CC1 memory protection interrupt
219	EDMACC_1_TC_0_ERRINT	EDMA3CC1 TPTC0 error interrupt
220	EDMACC_1_TC_1_ERRINT	EDMA3CC1 TPTC1 error interrupt
221	EDMACC_1_TC_2_ERRINT	EDMA3CC1 TPTC2 error interrupt
222	EDMACC_1_TC_3_ERRINT	EDMA3CC1 TPTC3 error interrupt
223	EDMACC_2_ERRINT	EDMA3CC2 error interrupt
224	EDMACC_2_MPINT	EDMA3CC2 memory protection interrupt
225	EDMACC_2_TC_0_ERRINT	EDMA3CC2 TPTC0 error interrupt
226	EDMACC_2_TC_1_ERRINT	EDMA3CC2 TPTC1 error interrupt
227	EDMACC_2_TC_2_ERRINT	EDMA3CC2 TPTC2 error interrupt
228	EDMACC_2_TC_3_ERRINT	EDMA3CC2 TPTC3 error interrupt
229	EDMACC_3_ERRINT	EDMA3CC3 error interrupt
230	EDMACC_3_MPINT	EDMA3CC3 memory protection interrupt
231	EDMACC_3_TC_0_ERRINT	EDMA3CC3 TPTC0 error interrupt
232	EDMACC_3_TC_1_ERRINT	EDMA3CC3 TPTC1 error interrupt
233	EDMACC_4_ERRINT	EDMA3CC4 error interrupt
234	EDMACC_4_MPINT	EDMA3CC4 memory protection interrupt
235	EDMACC_4_TC_0_ERRINT	EDMA3CC4 TPTC0 error interrupt
236	EDMACC_4_TC_1_ERRINT	EDMA3CC4 TPTC1 error interrupt
237	QMSS_QUE_PEND_652	Navigator transmit queue pending event for indicated queue
238	QMSS_QUE_PEND_653	Navigator transmit queue pending event for indicated queue
239	QMSS_QUE_PEND_654	Navigator transmit queue pending event for indicated queue
240	QMSS_QUE_PEND_655	Navigator transmit queue pending event for indicated queue
241	QMSS_QUE_PEND_656	Navigator transmit queue pending event for indicated queue
242	QMSS_QUE_PEND_657	Navigator transmit queue pending event for indicated queue
243	QMSS_QUE_PEND_658	Navigator transmit queue pending event for indicated queue
244	QMSS_QUE_PEND_659	Navigator transmit queue pending event for indicated queue
245	QMSS_QUE_PEND_660	Navigator transmit queue pending event for indicated queue
246	QMSS_QUE_PEND_661	Navigator transmit queue pending event for indicated queue
247	QMSS_QUE_PEND_662	Navigator transmit queue pending event for indicated queue
248	QMSS_QUE_PEND_663	Navigator transmit queue pending event for indicated queue
249	QMSS_QUE_PEND_664	Navigator transmit queue pending event for indicated queue
250	QMSS_QUE_PEND_665	Navigator transmit queue pending event for indicated queue
251	QMSS_QUE_PEND_666	Navigator transmit queue pending event for indicated queue
252	QMSS_QUE_PEND_667	Navigator transmit queue pending event for indicated queue
253	QMSS_QUE_PEND_668	Navigator transmit queue pending event for indicated queue
254	QMSS_QUE_PEND_669	Navigator transmit queue pending event for indicated queue
255	QMSS_QUE_PEND_670	Navigator transmit queue pending event for indicated queue
256	QMSS_QUE_PEND_671	Navigator transmit queue pending event for indicated queue

**Table 6-26 CIC2 Event Inputs (Secondary Events for EDMA3CC0 and HyperLinks) (Part 7 of 12)**

Event No.	Event Name	Description
257	QMSS_QUE_PEND_8844	Navigator transmit queue pending event for indicated queue
258	QMSS_QUE_PEND_8845	Navigator transmit queue pending event for indicated queue
259	QMSS_QUE_PEND_8846	Navigator transmit queue pending event for indicated queue
260	QMSS_QUE_PEND_8847	Navigator transmit queue pending event for indicated queue
261	QMSS_QUE_PEND_8848	Navigator transmit queue pending event for indicated queue
262	QMSS_QUE_PEND_8849	Navigator transmit queue pending event for indicated queue
263	QMSS_QUE_PEND_8850	Navigator transmit queue pending event for indicated queue
264	QMSS_QUE_PEND_8851	Navigator transmit queue pending event for indicated queue
265	QMSS_QUE_PEND_8852	Navigator transmit queue pending event for indicated queue
266	QMSS_QUE_PEND_8853	Navigator transmit queue pending event for indicated queue
267	QMSS_QUE_PEND_8854	Navigator transmit queue pending event for indicated queue
268	QMSS_QUE_PEND_8855	Navigator transmit queue pending event for indicated queue
269	QMSS_QUE_PEND_8856	Navigator transmit queue pending event for indicated queue
270	QMSS_QUE_PEND_8857	Navigator transmit queue pending event for indicated queue
271	QMSS_QUE_PEND_8858	Navigator transmit queue pending event for indicated queue
272	QMSS_QUE_PEND_8859	Navigator transmit queue pending event for indicated queue
273	QMSS_QUE_PEND_8860	Navigator transmit queue pending event for indicated queue
274	QMSS_QUE_PEND_8861	Navigator transmit queue pending event for indicated queue
275	QMSS_QUE_PEND_8862	Navigator transmit queue pending event for indicated queue
276	QMSS_QUE_PEND_8863	Navigator transmit queue pending event for indicated queue
277	Reserved	Reserved
278	Reserved	Reserved
279	Reserved	Reserved
280	Reserved	Reserved
281	Reserved	Reserved
282	Reserved	Reserved
283	SEM_INT0	Semaphore interrupt
284	SEM_INT1	Semaphore interrupt
285	SEM_INT2	Semaphore interrupt
286	SEM_INT3	Semaphore interrupt
287	SEM_INT4	Semaphore interrupt
288	SEM_INT5	Semaphore interrupt
289	SEM_INT6	Semaphore interrupt
290	SEM_INT7	Semaphore interrupt
291	SEM_INT8	Semaphore interrupt
292	SEM_INT9	Semaphore interrupt
293	SEM_INT10	Semaphore interrupt
294	SEM_INT11	Semaphore interrupt
295	SEM_INT12	Semaphore interrupt
296	SEM_INT13	Semaphore interrupt
297	SEM_INT14	Semaphore interrupt
298	SEM_INT15	Semaphore interrupt
299	SEM_ERR8	Semaphore error interrupt
300	SEM_ERR9	Semaphore error interrupt



**Table 6-26 CIC2 Event Inputs (Secondary Events for EDMA3CC0 and HyperLinks) (Part 8 of 12)**

Event No.	Event Name	Description
301	SEM_ERR10	Semaphore error interrupt
302	SEM_ERR11	Semaphore error interrupt
303	SEM_ERR12	Semaphore error interrupt
304	SEM_ERR13	Semaphore error interrupt
305	SEM_ERR14	Semaphore error interrupt
306	SEM_ERR15	Semaphore error interrupt
307	DDR3_1_ERR	DDR3B error interrupt
308	HyperLink_1_INT	HyperLink 1 interrupt
309	FFTC_0_INT0	FFTC interrupt
310	FFTC_0_INT1	FFTC interrupt
311	FFTC_0_INT2	FFTC interrupt
312	FFTC_0_INT3	FFTC interrupt
313	FFTC_1_INT0	FFTC interrupt
314	FFTC_1_INT1	FFTC interrupt
315	FFTC_1_INT2	FFTC interrupt
316	FFTC_1_INT3	FFTC interrupt
317	FFTC_2_INT0	FFTC interrupt
318	FFTC_2_INT1	FFTC interrupt
319	FFTC_2_INT2	FFTC interrupt
320	FFTC_2_INT3	FFTC interrupt
321	FFTC_3_INT0	FFTC interrupt
322	FFTC_3_INT1	FFTC interrupt
323	FFTC_3_INT2	FFTC interrupt
324	FFTC_3_INT3	FFTC interrupt
325	Reserved	Reserved
326	Reserved	Reserved
327	Reserved	Reserved
328	Reserved	Reserved
329	Reserved	Reserved
330	Reserved	Reserved
331	Reserved	Reserved
332	Reserved	Reserved
333	AIF_INT	AIF interrupt
334	AIF_ATEVT0	AIF timer event
335	AIF_ATEVT1	AIF timer event
336	AIF_ATEVT2	AIF timer event
337	AIF_ATEVT3	AIF timer event
338	AIF_ATEVT4	AIF timer event
339	AIF_ATEVT5	AIF timer event
340	AIF_ATEVT6	AIF timer event
341	AIF_ATEVT7	AIF timer event
342	AIF_ATEVT8	AIF timer event
343	AIF_ATEVT9	AIF timer event
344	AIF_ATEVT10	AIF timer event

**Table 6-26 CIC2 Event Inputs (Secondary Events for EDMA3CC0 and HyperLinks) (Part 9 of 12)**

Event No.	Event Name	Description
345	AIF_ATEVT11	AIF timer event
346	AIF_ATEVT12	AIF timer event
347	AIF_ATEVT13	AIF timer event
348	AIF_ATEVT14	AIF timer event
349	AIF_ATEVT15	AIF timer event
350	Reserved	Reserved
351	Reserved	Reserved
352	Reserved	Reserved
353	Reserved	Reserved
354	TCP3D_0_INT	TCP3d interrupt
355	TCP3D_1_INT	TCP3d interrupt
356	Reserved	Reserved
357	Reserved	Reserved
358	BCP_INT0	BCP interrupt
359	BCP_INT1	BCP interrupt
360	BCP_INT2	BCP interrupt
361	BCP_INT3	BCP interrupt
362	PSC_ALLINT	PSC interrupt
363	Reserved	Reserved
364	RAC_0_TRACE_GCCP0	RAC trace
365	RAC_0_TRACE_GCCP1	RAC trace
366	RAC_1_TRACE_GCCP0	RAC trace
367	RAC_1_TRACE_GCCP1	RAC trace
368	Reserved	Reserved
369	Reserved	Reserved
370	Reserved	Reserved
371	Reserved	Reserved
372	MPU_9_INT	MPU9 addressing violation interrupt and protection violation interrupt
373	MPU_10_INT	MPU10 addressing violation interrupt and protection violation interrupt
374	MPU_11_INT	MPU11 addressing violation interrupt and protection violation interrupt
375	TRACER_MSMC_4_INT	Tracer sliding time window interrupt for MSMC SRAM Bank 4
376	TRACER_MSMC_5_INT	Tracer sliding time window interrupt for MSMC SRAM Bank 4
377	TRACER_MSMC_6_INT	Tracer sliding time window interrupt for MSMC SRAM Bank 4
378	TRACER_MSMC_7_INT	Tracer sliding time window interrupt for MSMC SRAM Bank 4
379	TRACER_DDR_1_INT	Tracer sliding time window interrupt for DDR3B
380	TRACER_BCR_INT	Tracer sliding time window interrupt for BCR
381	TRACER_RAC_1_INT	Tracer sliding time window interrupt for RAC
382	Reserved	Reserved
383	TRACER_RAC_FE_INT	Tracer sliding time window interrupt for RAC
384	TRACER_SPI_ROM_EMIF_INT	Tracer sliding time window interrupt for SPI/ROM/EMIF16 modules
385	TRACER_TAC_BE_INT	Tracer sliding time window interrupt for TAC
386	Reserved	Reserved
387	TIMER_8_INTL	Timer interrupt low
388	TIMER_8_INTH	Timer interrupt high

**Table 6-26 CIC2 Event Inputs (Secondary Events for EDMA3CC0 and HyperLinks) (Part 10 of 12)**

Event No.	Event Name	Description
389	TIMER_9_INTL	Timer interrupt low
390	TIMER_9_INTH	Timer interrupt high
391	TIMER_10_INTL	Timer interrupt low
392	TIMER_10_INTH	Timer interrupt high
393	TIMER_11_INTL	Timer interrupt low
394	TIMER_11_INTH	Timer interrupt high
395	TIMER_14_INTL	Timer interrupt low
396	TIMER_14_INTH	Timer interrupt high
397	TIMER_15_INTL	Timer interrupt low
398	TIMER_15_INTH	Timer interrupt high
399	USB_INT00	USB interrupt
400	USB_INT04	USB interrupt
401	USB_INT05	USB interrupt
402	USB_INT06	USB interrupt
403	USB_INT07	USB interrupt
404	USB_INT08	USB interrupt
405	USB_INT09	USB interrupt
406	USB_INT10	USB interrupt
407	USB_INT11	USB interrupt
408	USB_MISCINT	USB miscellaneous interrupt
409	USB_OABSINT	USB OABS interrupt
410	TCP3D_0_REVT0	TCP3d interrupt
411	TCP3D_0_REVT1	TCP3d interrupt
412	TCP3D_1_REVT0	TCP3d interrupt
413	TCP3D_1_REVT1	TCP3d interrupt
414	Reserved	Reserved
415	Reserved	Reserved
416	Reserved	Reserved
417	Reserved	Reserved
418	VCP2_0_INT0	VCP interrupt
419	VCP2_0_INT1	VCP interrupt
420	VCP2_0_INT2	VCP interrupt
421	VCP2_0_INT3	VCP interrupt
422	VCP2_1_INT0	VCP interrupt
423	VCP2_1_INT1	VCP interrupt
424	VCP2_1_INT2	VCP interrupt
425	VCP2_1_INT3	VCP interrupt
426	VCP2_0_REVT0	VCP interrupt
427	VCP2_0_XEVT0	VCP interrupt
428	VCP2_0_REVT1	VCP interrupt
429	VCP2_0_XEVT1	VCP interrupt
430	VCP2_0_REVT2	VCP interrupt
431	VCP2_0_XEVT2	VCP interrupt
432	VCP2_0_REVT3	VCP interrupt

**Table 6-26 CIC2 Event Inputs (Secondary Events for EDMA3CC0 and HyperLinks) (Part 11 of 12)**

Event No.	Event Name	Description
433	VCP2_0_XEVT3	VCP interrupt
434	VCP2_1_REVT0	VCP interrupt
435	VCP2_1_XEVT0	VCP interrupt
436	VCP2_1_REVT1	VCP interrupt
437	VCP2_1_XEVT1	VCP interrupt
438	VCP2_1_REVT2	VCP interrupt
439	VCP2_1_XEVT2	VCP interrupt
440	VCP2_1_REVT3	VCP interrupt
441	VCP2_1_XEVT3	VCP interrupt
442	TETB_OVFLINT0	ETB0 overflow (emulation trace buffer)
443	TETB_UNFLINT0	ETB0 underflow
444	TETB_OVFLINT1	ETB1 overflow (emulation trace buffer)
445	TETB_UNFLINT1	ETB1 underflow
446	TETB_OVFLINT2	ETB2 overflow (emulation trace buffer)
447	TETB_UNFLINT2	ETB2 underflow
448	TETB_OVFLINT3	ETB3 overflow (emulation trace buffer)
449	TETB_UNFLINT3	ETB3 underflow
450	TETB_OVFLINT4	ETB4 overflow (emulation trace buffer)
451	TETB_UNFLINT4	ETB4 underflow
452	TETB_OVFLINT5	ETB5 overflow (emulation trace buffer)
453	TETB_UNFLINT5	ETB5 underflow
454	TETB_OVFLINT6	ETB6 overflow (emulation trace buffer)
455	TETB_UNFLINT6	ETB6 underflow
456	TETB_OVFLINT7	ETB7 overflow (emulation trace buffer)
457	TETB_UNFLINT7	ETB7 underflow
458	ARM_TBR_DMA	ARM trace buffer
459	RAC_0_INT	RAC interrupt
460	RAC_1_INT	RAC interrupt
461	Reserved	Reserved
462	Reserved	Reserved
463	GPIO_INT0	GPIO interrupt
464	GPIO_INT1	GPIO interrupt
465	GPIO_INT2	GPIO interrupt
466	GPIO_INT3	GPIO interrupt
467	GPIO_INT4	GPIO interrupt
468	GPIO_INT5	GPIO interrupt
469	GPIO_INT6	GPIO interrupt
470	GPIO_INT7	GPIO interrupt
471	IPC_GR0	IPC interrupt generation
472	IPC_GR1	IPC interrupt generation
473	IPC_GR2	IPC interrupt generation
474	IPC_GR3	IPC interrupt generation
475	IPC_GR4	IPC interrupt generation
476	IPC_GR5	IPC interrupt generation

**Table 6-26 CIC2 Event Inputs (Secondary Events for EDMA3CC0 and HyperLinks) (Part 12 of 12)**

Event No.	Event Name	Description
477	IPC_GR6	IPC interrupt generation
478	IPC_GR7	IPC interrupt generation
<b>End of Table 6-26</b>		

### 6.3.2 CIC Registers

This section includes the CIC memory map information and registers.

#### 6.3.2.1 CIC0 Register Map

**Table 6-27 CIC0 Registers (Part 1 of 7)**

Address Offset	Register Mnemonic	Register Name
0x0	REVISION_REG	Revision Register
0x4	CONTROL_REG	Control Register
0xc	HOST_CONTROL_REG	Host Control Register
0x10	GLOBAL_ENABLE_HINT_REG	Global Host Interrupt Enable Register
0x20	STATUS_SET_INDEX_REG	Status Set Index Register
0x24	STATUS_CLR_INDEX_REG	Status Clear Index Register
0x28	ENABLE_SET_INDEX_REG	Enable Set Index Register
0x2C	ENABLE_CLR_INDEX_REG	Enable Clear Index Register
0x34	HINT_ENABLE_SET_INDEX_REG	Host Interrupt Enable Set Index Register
0x38	HINT_ENABLE_CLR_INDEX_REG	Host Interrupt Enable Clear Index Register
0x200	RAW_STATUS_REG0	Raw Status Register 0
0x204	RAW_STATUS_REG1	Raw Status Register 1
0x208	RAW_STATUS_REG2	Raw Status Register 2
0x20C	RAW_STATUS_REG3	Raw Status Register 3
0x210	RAW_STATUS_REG4	Raw Status Register 4
0x214	RAW_STATUS_REG5	Raw Status Register 5
0x218	RAW_STATUS_REG6	Raw Status Register 6
0x21C	RAW_STATUS_REG7	Raw Status Register 7
0x220	RAW_STATUS_REG8	Raw Status Register 8
0x224	RAW_STATUS_REG9	Raw Status Register 9
0x228	RAW_STATUS_REG10	Raw Status Register 10
0x22C	RAW_STATUS_REG11	Raw Status Register 11
0x230	RAW_STATUS_REG12	Raw Status Register 12
0x234	RAW_STATUS_REG13	Raw Status Register 13
0x238	RAW_STATUS_REG14	Raw Status Register 14
0x23C	RAW_STATUS_REG15	Raw Status Register 15
0x280	ENA_STATUS_REG0	Enabled Status Register 0
0x284	ENA_STATUS_REG1	Enabled Status Register 1
0x288	ENA_STATUS_REG2	Enabled Status Register 2
0x28C	ENA_STATUS_REG3	Enabled Status Register 3
0x290	ENA_STATUS_REG4	Enabled Status Register 4
0x294	ENA_STATUS_REG5	Enabled Status Register 5

# TCI6636K2H

## Multicore DSP+ARM KeyStone II System-on-Chip (SoC)



SPRS835F—October 2013

**Table 6-27** CIC0 Registers (Part 2 of 7)

Address Offset	Register Mnemonic	Register Name
0x298	ENA_STATUS_REG6	Enabled Status Register 6
0x29C	ENA_STATUS_REG7	Enabled Status Register 7
0x2A0	ENA_STATUS_REG8	Enabled Status Register 8
0x2A4	ENA_STATUS_REG9	Enabled Status Register 9
0x2A8	ENA_STATUS_REG10	Enabled Status Register10
0x2AC	ENA_STATUS_REG11	Enabled Status Register 11
0x2B0	ENA_STATUS_REG12	Enabled Status Register 12
0x2B4	ENA_STATUS_REG13	Enabled Status Register 13
0x2B8	ENA_STATUS_REG14	Enabled Status Register 14
0x2BC	ENA_STATUS_REG15	Enabled Status Register 15
0x300	ENABLE_REG0	Enable Register 0
0x304	ENABLE_REG1	Enable Register 1
0x308	ENABLE_REG2	Enable Register 2
0x30C	ENABLE_REG3	Enable Register 3
0x310	ENABLE_REG4	Enable Register 4
0x314	ENABLE_REG5	Enable Register 5
0x318	ENABLE_REG6	Enable Register 6
0x31C	ENABLE_REG7	Enable Register 7
0x320	ENABLE_REG8	Enable Register 8
0x324	ENABLE_REG9	Enable Register 9
0x328	ENABLE_REG10	Enable Register 10
0x32C	ENABLE_REG11	Enable Register 11
0x330	ENABLE_REG12	Enable Register 12
0x334	ENABLE_REG13	Enable Register 13
0x338	ENABLE_REG14	Enable Register 14
0x33C	ENABLE_REG15	Enable Register 15
0x380	ENABLE_CLR_REG0	Enable Clear Register 0
0x384	ENABLE_CLR_REG1	Enable Clear Register 1
0x388	ENABLE_CLR_REG2	Enable Clear Register 2
0x38C	ENABLE_CLR_REG3	Enable Clear Register 3
0x390	ENABLE_CLR_REG4	Enable Clear Register 4
0x394	ENABLE_CLR_REG5	Enable Clear Register 5
0x398	ENABLE_CLR_REG6	Enable Clear Register 6
0x39C	ENABLE_CLR_REG7	Enable Clear Register 7
0x3A0	ENABLE_CLR_REG8	Enable Clear Register 8
0x3A4	ENABLE_CLR_REG9	Enable Clear Register 9
0x3A8	ENABLE_CLR_REG10	Enable Clear Register 10
0x3AC	ENABLE_CLR_REG11	Enable Clear Register 11
0x3B0	ENABLE_CLR_REG12	Enable Clear Register 12
0x3B4	ENABLE_CLR_REG13	Enable Clear Register 13
0x3B8	ENABLE_CLR_REG14	Enable Clear Register 14
0x38C	ENABLE_CLR_REG15	Enable Clear Register 15
0x400	CH_MAP_REG0	Interrupt Channel Map Register for 0 to 0+3
0x404	CH_MAP_REG1	Interrupt Channel Map Register for 4 to 4+3

**Table 6-27 CIC0 Registers (Part 3 of 7)**

Address Offset	Register Mnemonic	Register Name
0x408	CH_MAP_REG2	Interrupt Channel Map Register for 8 to 8+3
0x40C	CH_MAP_REG3	Interrupt Channel Map Register for 12 to 12+3
0x410	CH_MAP_REG4	Interrupt Channel Map Register for 16 to 16+3
0x414	CH_MAP_REG5	Interrupt Channel Map Register for 20 to 20+3
0x418	CH_MAP_REG6	Interrupt Channel Map Register for 24 to 24+3
0x41C	CH_MAP_REG7	Interrupt Channel Map Register for 28 to 28+3
0x420	CH_MAP_REG8	Interrupt Channel Map Register for 32 to 32+3
0x424	CH_MAP_REG9	Interrupt Channel Map Register for 36 to 36+3
0x428	CH_MAP_REG10	Interrupt Channel Map Register for 40 to 40+3
0x42C	CH_MAP_REG11	Interrupt Channel Map Register for 44 to 44+3
0x430	CH_MAP_REG12	Interrupt Channel Map Register for 48 to 48+3
0x434	CH_MAP_REG13	Interrupt Channel Map Register for 52 to 52+3
0x438	CH_MAP_REG14	Interrupt Channel Map Register for 56 to 56+3
0x43C	CH_MAP_REG15	Interrupt Channel Map Register for 60 to 60+3
0x440	CH_MAP_REG16	Interrupt Channel Map Register for 64 to 64+3
0x444	CH_MAP_REG17	Interrupt Channel Map Register for 68 to 68+3
0x448	CH_MAP_REG18	Interrupt Channel Map Register for 72 to 72+3
0x44C	CH_MAP_REG19	Interrupt Channel Map Register for 76 to 76+3
0x450	CH_MAP_REG20	Interrupt Channel Map Register for 80 to 80+3
0x454	CH_MAP_REG21	Interrupt Channel Map Register for 84 to 84+3
0x458	CH_MAP_REG22	Interrupt Channel Map Register for 88 to 88+3
0x45C	CH_MAP_REG23	Interrupt Channel Map Register for 92 to 92+3
0x460	CH_MAP_REG24	Interrupt Channel Map Register for 96 to 96+3
0x464	CH_MAP_REG25	Interrupt Channel Map Register for 100 to 100+3
0x468	CH_MAP_REG26	Interrupt Channel Map Register for 104 to 104+3
0x46C	CH_MAP_REG27	Interrupt Channel Map Register for 108 to 108+3
0x470	CH_MAP_REG28	Interrupt Channel Map Register for 112 to 112+3
0x474	CH_MAP_REG29	Interrupt Channel Map Register for 116 to 116+3
0x478	CH_MAP_REG30	Interrupt Channel Map Register for 120 to 120+3
0x47C	CH_MAP_REG31	Interrupt Channel Map Register for 124 to 124+3
0x480	CH_MAP_REG32	Interrupt Channel Map Register for 128 to 128+3
0x484	CH_MAP_REG33	Interrupt Channel Map Register for 132 to 132+3
0x488	CH_MAP_REG34	Interrupt Channel Map Register for 136 to 136+3
0x48C	CH_MAP_REG35	Interrupt Channel Map Register for 140 to 140+3
0x490	CH_MAP_REG36	Interrupt Channel Map Register for 144 to 144+3
0x494	CH_MAP_REG37	Interrupt Channel Map Register for 148 to 148+3
0x498	CH_MAP_REG38	Interrupt Channel Map Register for 152 to 152+3
0x49C	CH_MAP_REG39	Interrupt Channel Map Register for 156 to 156+3
0x4A0	CH_MAP_REG40	Interrupt Channel Map Register for 160 to 160+3
0x4A4	CH_MAP_REG41	Interrupt Channel Map Register for 164 to 164+3
0x4A8	CH_MAP_REG42	Interrupt Channel Map Register for 168 to 168+3
0x4AC	CH_MAP_REG43	Interrupt Channel Map Register for 172 to 172+3
0x4B0	CH_MAP_REG44	Interrupt Channel Map Register for 176 to 176+3
0x4B4	CH_MAP_REG45	Interrupt Channel Map Register for 180 to 180+3

**Table 6-27**    **CIC0 Registers (Part 4 of 7)**

Address Offset	Register Mnemonic	Register Name
0x4B8	CH_MAP_REG46	Interrupt Channel Map Register for 184 to 184+3
0x4BC	CH_MAP_REG47	Interrupt Channel Map Register for 188 to 188+3
0x4C0	CH_MAP_REG48	Interrupt Channel Map Register for 192 to 192+3
0x4C4	CH_MAP_REG49	Interrupt Channel Map Register for 196 to 196+3
0x4C8	CH_MAP_REG50	Interrupt Channel Map Register for 200 to 200+3
0x4CC	CH_MAP_REG51	Interrupt Channel Map Register for 204 to 204+3
0X4D0	CH_MAP_REG52	Interrupt Channel Map Register for 208 to 208+3
0X4D4	CH_MAP_REG53	Interrupt Channel Map Register for 212 to 212+3
0X4D8	CH_MAP_REG54	Interrupt Channel Map Register for 216 to 216+3
0X4DC	CH_MAP_REG55	Interrupt Channel Map Register for 220 to 220+3
0X4E0	CH_MAP_REG56	Interrupt Channel Map Register for 224 to 224+3
0X4E4	CH_MAP_REG57	Interrupt Channel Map Register for 228 to 228+3
0X4E8	CH_MAP_REG58	Interrupt Channel Map Register for 232 to 232+3
0X4FC	CH_MAP_REG59	Interrupt Channel Map Register for 236 to 236+3
0X4F0	CH_MAP_REG60	Interrupt Channel Map Register for 240 to 240+3
0X4F4	CH_MAP_REG61	Interrupt Channel Map Register for 244 to 244+3
0X4F8	CH_MAP_REG62	Interrupt Channel Map Register for 248 to 248+3
0X4FC	CH_MAP_REG63	Interrupt Channel Map Register for 252 to 252+3
0X500	CH_MAP_REG64	Interrupt Channel Map Register for 256 to 256+3
0X504	CH_MAP_REG65	Interrupt Channel Map Register for 260 to 260+3
0X508	CH_MAP_REG66	Interrupt Channel Map Register for 264 to 264+3
0X50C	CH_MAP_REG67	Interrupt Channel Map Register for 268 to 268+3
0X510	CH_MAP_REG68	Interrupt Channel Map Register for 272 to 272+3
0X514	CH_MAP_REG69	Interrupt Channel Map Register for 276 to 276+3
0X518	CH_MAP_REG70	Interrupt Channel Map Register for 280 to 280+3
0X51C	CH_MAP_REG71	Interrupt Channel Map Register for 284 to 284+3
0X520	CH_MAP_REG72	Interrupt Channel Map Register for 288 to 288+3
0X524	CH_MAP_REG73	Interrupt Channel Map Register for 292 to 292+3
0X528	CH_MAP_REG74	Interrupt Channel Map Register for 296 to 296+3
0X52C	CH_MAP_REG75	Interrupt Channel Map Register for 300 to 300+3
0X520	CH_MAP_REG76	Interrupt Channel Map Register for 304 to 304+3
0X524	CH_MAP_REG77	Interrupt Channel Map Register for 308 to 308+3
0X528	CH_MAP_REG78	Interrupt Channel Map Register for 312 to 312+3
0x52C	CH_MAP_REG79	Interrupt Channel Map Register for 316 to 316+3
0x530	CH_MAP_REG80	Interrupt Channel Map Register for 320 to 320+3
0x534	CH_MAP_REG81	Interrupt Channel Map Register for 324 to 324+3
0x538	CH_MAP_REG82	Interrupt Channel Map Register for 328 to 328+3
0x53C	CH_MAP_REG83	Interrupt Channel Map Register for 332 to 332+3
0x540	CH_MAP_REG84	Interrupt Channel Map Register for 336 to 336+3
0x544	CH_MAP_REG85	Interrupt Channel Map Register for 340 to 340+3
0x548	CH_MAP_REG86	Interrupt Channel Map Register for 344 to 344+3
0x54C	CH_MAP_REG87	Interrupt Channel Map Register for 348 to 348+3
0x550	CH_MAP_REG88	Interrupt Channel Map Register for 352 to 352+3
0x554	CH_MAP_REG89	Interrupt Channel Map Register for 356 to 356+3



**Table 6-27 CIC0 Registers (Part 5 of 7)**

Address Offset	Register Mnemonic	Register Name
0x558	CH_MAP_REG90	Interrupt Channel Map Register for 360 to 360+3
0x55C	CH_MAP_REG91	Interrupt Channel Map Register for 364 to 364+3
0x560	CH_MAP_REG92	Interrupt Channel Map Register for 368 to 368+3
0x564	CH_MAP_REG93	Interrupt Channel Map Register for 372 to 372+3
0x568	CH_MAP_REG94	Interrupt Channel Map Register for 376 to 376+3
0x56C	CH_MAP_REG95	Interrupt Channel Map Register for 380 to 380+3
0x570	CH_MAP_REG96	Interrupt Channel Map Register for 384 to 384+3
0x574	CH_MAP_REG97	Interrupt Channel Map Register for 388 to 388+3
0x578	CH_MAP_REG98	Interrupt Channel Map Register for 392 to 392+3
0x57C	CH_MAP_REG99	Interrupt Channel Map Register for 396 to 396+3
0x580	CH_MAP_REG100	Interrupt Channel Map Register for 400 to 400+3
0x584	CH_MAP_REG101	Interrupt Channel Map Register for 404 to 404+3
0x588	CH_MAP_REG102	Interrupt Channel Map Register for 408 to 408+3
0x58C	CH_MAP_REG103	Interrupt Channel Map Register for 412 to 412+3
0x590	CH_MAP_REG104	Interrupt Channel Map Register for 416 to 416+3
0x594	CH_MAP_REG105	Interrupt Channel Map Register for 420 to 420+3
0x598	CH_MAP_REG106	Interrupt Channel Map Register for 424 to 424+3
0x59C	CH_MAP_REG107	Interrupt Channel Map Register for 428 to 428+3
0x5A0	CH_MAP_REG108	Interrupt Channel Map Register for 432 to 432+3
0x5A4	CH_MAP_REG109	Interrupt Channel Map Register for 436 to 436+3
0x5A8	CH_MAP_REG110	Interrupt Channel Map Register for 440 to 440+3
0x5AC	CH_MAP_REG111	Interrupt Channel Map Register for 444 to 444+3
0x5B0	CH_MAP_REG112	Interrupt Channel Map Register for 448 to 448+3
0x5B4	CH_MAP_REG113	Interrupt Channel Map Register for 452 to 452+3
0x5B8	CH_MAP_REG114	Interrupt Channel Map Register for 456 to 456+3
0x5BC	CH_MAP_REG115	Interrupt Channel Map Register for 460 to 460+3
0x5C0	CH_MAP_REG116	Interrupt Channel Map Register for 464 to 464+3
0x5C4	CH_MAP_REG117	Interrupt Channel Map Register for 468 to 468+3
0x5C8	CH_MAP_REG118	Interrupt Channel Map Register for 472 to 472+3
0x5CC	CH_MAP_REG119	Interrupt Channel Map Register for 476 to 476+3
0x5D0	CH_MAP_REG120	Interrupt Channel Map Register for 480 to 480+3
0x5D4	CH_MAP_REG121	Interrupt Channel Map Register for 484 to 484+3
0x5D8	CH_MAP_REG122	Interrupt Channel Map Register for 488 to 488+3
0x5DC	CH_MAP_REG123	Interrupt Channel Map Register for 492 to 492+3
0x5E0	CH_MAP_REG124	Interrupt Channel Map Register for 496 to 496+3
0x5E4	CH_MAP_REG125	Interrupt Channel Map Register for 500 to 500+3
0x5E8	CH_MAP_REG126	Interrupt Channel Map Register for 504 to 504+3
0x5EC	CH_MAP_REG127	Interrupt Channel Map Register for 508 to 508+3
0x5F0	CH_MAP_REG128	Interrupt Channel Map Register for 512 to 512+3
0x5F4	CH_MAP_REG129	Interrupt Channel Map Register for 516 to 516+3
0x5F8	CH_MAP_REG130	Interrupt Channel Map Register for 520 to 520+3
0x5FC	CH_MAP_REG131	Interrupt Channel Map Register for 524 to 524+3
0x600	CH_MAP_REG132	Interrupt Channel Map Register for 528 to 528+3
0x604	CH_MAP_REG133	Interrupt Channel Map Register for 532 to 532+3

**Table 6-27**    **CIC0 Registers (Part 6 of 7)**

Address Offset	Register Mnemonic	Register Name
0x608	CH_MAP_REG134	Interrupt Channel Map Register for 536 to 536+3
0x60C	CH_MAP_REG135	Interrupt Channel Map Register for 540 to 540+3
0x610	CH_MAP_REG136	Interrupt Channel Map Register for 544 to 544+3
0x614	CH_MAP_REG137	Interrupt Channel Map Register for 548 to 548+3
0x618	CH_MAP_REG138	Interrupt Channel Map Register for 552 to 552+3
0x61C	CH_MAP_REG139	Interrupt Channel Map Register for 556 to 556+3
0x620	CH_MAP_REG140	Interrupt Channel Map Register for 560 to 560+3
0x624	CH_MAP_REG141	Interrupt Channel Map Register for 564 to 564+3
0x628	CH_MAP_REG142	Interrupt Channel Map Register for 568 to 568+3
0x62C	CH_MAP_REG143	Interrupt Channel Map Register for 572 to 572+3
0x630	CH_MAP_REG144	Interrupt Channel Map Register for 576 to 576+3
0x634	CH_MAP_REG145	Interrupt Channel Map Register for 580 to 580+3
0x638	CH_MAP_REG146	Interrupt Channel Map Register for 584 to 584+3
0x63C	CH_MAP_REG147	Interrupt Channel Map Register for 588 to 588+3
0x640	CH_MAP_REG148	Interrupt Channel Map Register for 592 to 592+3
0x644	CH_MAP_REG149	Interrupt Channel Map Register for 596 to 596+3
0x648	CH_MAP_REG150	Interrupt Channel Map Register for 600 to 600+3
0x64C	CH_MAP_REG151	Interrupt Channel Map Register for 604 to 604+3
0x650	CH_MAP_REG152	Interrupt Channel Map Register for 608 to 608+3
0x654	CH_MAP_REG153	Interrupt Channel Map Register for 612 to 612+3
0x658	CH_MAP_REG154	Interrupt Channel Map Register for 616 to 616+3
0x65C	CH_MAP_REG155	Interrupt Channel Map Register for 620 to 620+3
0x660	CH_MAP_REG156	Interrupt Channel Map Register for 624 to 624+3
0x664	CH_MAP_REG157	Interrupt Channel Map Register for 628 to 628+3
0x668	CH_MAP_REG158	Interrupt Channel Map Register for 632 to 632+3
0x66C	CH_MAP_REG159	Interrupt Channel Map Register for 636 to 636+3
0x670	CH_MAP_REG160	Interrupt Channel Map Register for 640 to 640+3
0x674	CH_MAP_REG161	Interrupt Channel Map Register for 644 to 644+3
0x678	CH_MAP_REG162	Interrupt Channel Map Register for 648 to 648+3
0x67C	CH_MAP_REG163	Interrupt Channel Map Register for 652 to 652+3
0x680	CH_MAP_REG164	Interrupt Channel Map Register for 656 to 656+3
0x684	CH_MAP_REG165	Interrupt Channel Map Register for 660 to 660+3
0x688	CH_MAP_REG166	Interrupt Channel Map Register for 664 to 664+3
0x68C	CH_MAP_REG167	Interrupt Channel Map Register for 668 to 668+3
0x690	CH_MAP_REG168	Interrupt Channel Map Register for 672 to 672+3
0x694	CH_MAP_REG169	Interrupt Channel Map Register for 676 to 676+3
0x698	CH_MAP_REG170	Interrupt Channel Map Register for 680 to 680+3
0x69C	CH_MAP_REG171	Interrupt Channel Map Register for 684 to 684+3
0x800	HINT_MAP_REG0	Host Interrupt Map Register for 0 to 0+3
0x804	HINT_MAP_REG1	Host Interrupt Map Register for 4 to 4+3
0x808	HINT_MAP_REG2	Host Interrupt Map Register for 8 to 8+3
0x80c	HINT_MAP_REG3	Host Interrupt Map Register for 12 to 12+3
0x810	HINT_MAP_REG4	Host Interrupt Map Register for 16 to 16+3
0x814	HINT_MAP_REG5	Host Interrupt Map Register for 20 to 20+3

**Table 6-27 CIC0 Registers (Part 7 of 7)**

Address Offset	Register Mnemonic	Register Name
0x818	HINT_MAP_REG6	Host Interrupt Map Register for 24 to 24+3
0x81c	HINT_MAP_REG7	Host Interrupt Map Register for 28 to 28+3
0x820	HINT_MAP_REG8	Host Interrupt Map Register for 32 to 32+3
0x824	HINT_MAP_REG9	Host Interrupt Map Register for 36 to 36+3
0x828	HINT_MAP_REG10	Host Interrupt Map Register for 40 to 40+3
0x82c	HINT_MAP_REG11	Host Interrupt Map Register for 44 to 44+3
0x830	HINT_MAP_REG12	Host Interrupt Map Register for 48 to 48+3
0x834	HINT_MAP_REG13	Host Interrupt Map Register for 52 to 52+3
0x838	HINT_MAP_REG14	Host Interrupt Map Register for 56 to 56+3
0x83c	HINT_MAP_REG15	Host Interrupt Map Register for 60 to 60+3
0x840	HINT_MAP_REG16	Host Interrupt Map Register for 64 to 64+3
0x844	HINT_MAP_REG17	Host Interrupt Map Register for 68 to 68+3
0x848	HINT_MAP_REG18	Host Interrupt Map Register for 72 to 72+3
0x84c	HINT_MAP_REG19	Host Interrupt Map Register for 76 to 76+3
0x1500	ENABLE_HINT_REG0	Host Interrupt Enable Register 0
0x1504	ENABLE_HINT_REG1	Host Interrupt Enable Register 1
0x1508	ENABLE_HINT_REG2	Host Interrupt Enable Register 2
<b>End of Table 6-27</b>		

### 6.3.2.2 CIC1 Register Map

**Table 6-28 CIC1 Registers (Part 1 of 7)**

Address Offset	Register Mnemonic	Register Name
0x0	REVISION_REG	Revision Register
0x10	GLOBAL_ENABLE_HINT_REG	Global Host Interrupt Enable Register
0x20	STATUS_SET_INDEX_REG	Status Set Index Register
0x24	STATUS_CLR_INDEX_REG	Status Clear Index Register
0x28	ENABLE_SET_INDEX_REG	Enable Set Index Register
0x2c	ENABLE_CLR_INDEX_REG	Enable Clear Index Register
0x34	HINT_ENABLE_SET_INDEX_REG	Host Interrupt Enable Set Index Register
0x38	HINT_ENABLE_CLR_INDEX_REG	Host Interrupt Enable Clear Index Register
0x200	RAW_STATUS_REG0	Raw Status Register 0
0x204	RAW_STATUS_REG1	Raw Status Register 1
0x208	RAW_STATUS_REG2	Raw Status Register 2
0x20C	RAW_STATUS_REG3	Raw Status Register 3
0x210	RAW_STATUS_REG4	Raw Status Register 4
0x214	RAW_STATUS_REG5	Raw Status Register 5
0x218	RAW_STATUS_REG6	Raw Status Register 6
0x21C	RAW_STATUS_REG7	Raw Status Register 7
0x220	RAW_STATUS_REG8	Raw Status Register 8
0x224	RAW_STATUS_REG9	Raw Status Register 9
0x228	RAW_STATUS_REG10	Raw Status Register 10
0x22C	RAW_STATUS_REG11	Raw Status Register 11
0x230	RAW_STATUS_REG12	Raw Status Register 12

**Table 6-28 CIC1 Registers (Part 2 of 7)**

Address Offset	Register Mnemonic	Register Name
0x234	RAW_STATUS_REG13	Raw Status Register 13
0x238	RAW_STATUS_REG14	Raw Status Register 14
0x23C	RAW_STATUS_REG15	Raw Status Register 15
0x280	ENA_STATUS_REG0	Enabled Status Register 0
0x284	ENA_STATUS_REG1	Enabled Status Register 1
0x288	ENA_STATUS_REG2	Enabled Status Register 2
0x28C	ENA_STATUS_REG3	Enabled Status Register 3
0x290	ENA_STATUS_REG4	Enabled Status Register 4
0x294	ENA_STATUS_REG5	Enabled Status Register 5
0x298	ENA_STATUS_REG6	Enabled Status Register 6
0x29C	ENA_STATUS_REG7	Enabled Status Register 7
0x2A0	ENA_STATUS_REG8	Enabled Status Register 8
0x2A4	ENA_STATUS_REG9	Enabled Status Register 9
0x2A8	ENA_STATUS_REG10	Enabled Status Register10
0x2AC	ENA_STATUS_REG11	Enabled Status Register 11
0x2B0	ENA_STATUS_REG12	Enabled Status Register 12
0x2B4	ENA_STATUS_REG13	Enabled Status Register 13
0x2B8	ENA_STATUS_REG14	Enabled Status Register 14
0x2BC	ENA_STATUS_REG15	Enabled Status Register 15
0x300	ENABLE_REG0	Enable Register 0
0x304	ENABLE_REG1	Enable Register 1
0x308	ENABLE_REG2	Enable Register 2
0x30C	ENABLE_REG3	Enable Register 3
0x310	ENABLE_REG4	Enable Register 4
0x314	ENABLE_REG5	Enable Register 5
0x318	ENABLE_REG6	Enable Register 6
0x31C	ENABLE_REG7	Enable Register 7
0x320	ENABLE_REG8	Enable Register 8
0x324	ENABLE_REG9	Enable Register 9
0x328	ENABLE_REG10	Enable Register 10
0x32C	ENABLE_REG11	Enable Register 11
0x330	ENABLE_REG12	Enable Register 12
0x334	ENABLE_REG13	Enable Register 13
0x338	ENABLE_REG14	Enable Register 14
0x33C	ENABLE_REG15	Enable Register 15
0x380	ENABLE_CLR_REG0	Enable Clear Register 0
0x384	ENABLE_CLR_REG1	Enable Clear Register 1
0x388	ENABLE_CLR_REG2	Enable Clear Register 2
0x38C	ENABLE_CLR_REG3	Enable Clear Register 3
0x390	ENABLE_CLR_REG4	Enable Clear Register 4
0x394	ENABLE_CLR_REG5	Enable Clear Register 5
0x398	ENABLE_CLR_REG6	Enable Clear Register 6
0x39C	ENABLE_CLR_REG7	Enable Clear Register 7
0x3A0	ENABLE_CLR_REG8	Enable Clear Register 8

**Table 6-28 CIC1 Registers (Part 3 of 7)**

Address Offset	Register Mnemonic	Register Name
0x3A4	ENABLE_CLR_REG9	Enable Clear Register 9
0x3A8	ENABLE_CLR_REG10	Enable Clear Register 10
0x3AC	ENABLE_CLR_REG11	Enable Clear Register 11
0x3B0	ENABLE_CLR_REG12	Enable Clear Register 12
0x3B4	ENABLE_CLR_REG13	Enable Clear Register 13
0x3B8	ENABLE_CLR_REG14	Enable Clear Register 14
0x38C	ENABLE_CLR_REG15	Enable Clear Register 15
0x400	CH_MAP_REG0	Interrupt Channel Map Register for 0 to 0+3
0x404	CH_MAP_REG1	Interrupt Channel Map Register for 4 to 4+3
0x408	CH_MAP_REG2	Interrupt Channel Map Register for 8 to 8+3
0x40c	CH_MAP_REG3	Interrupt Channel Map Register for 12 to 12+3
0x410	CH_MAP_REG4	Interrupt Channel Map Register for 16 to 16+3
0x414	CH_MAP_REG5	Interrupt Channel Map Register for 20 to 20+3
0x418	CH_MAP_REG6	Interrupt Channel Map Register for 24 to 24+3
0x41c	CH_MAP_REG7	Interrupt Channel Map Register for 28 to 28+3
0x420	CH_MAP_REG8	Interrupt Channel Map Register for 32 to 32+3
0x424	CH_MAP_REG9	Interrupt Channel Map Register for 36 to 36+3
0x428	CH_MAP_REG10	Interrupt Channel Map Register for 40 to 40+3
0x42c	CH_MAP_REG11	Interrupt Channel Map Register for 44 to 44+3
0x430	CH_MAP_REG12	Interrupt Channel Map Register for 48 to 48+3
0x434	CH_MAP_REG13	Interrupt Channel Map Register for 52 to 52+3
0x438	CH_MAP_REG14	Interrupt Channel Map Register for 56 to 56+3
0x43c	CH_MAP_REG15	Interrupt Channel Map Register for 60 to 60+3
0x440	CH_MAP_REG16	Interrupt Channel Map Register for 64 to 64+3
0x444	CH_MAP_REG17	Interrupt Channel Map Register for 68 to 68+3
0x448	CH_MAP_REG18	Interrupt Channel Map Register for 72 to 72+3
0x44c	CH_MAP_REG19	Interrupt Channel Map Register for 76 to 76+3
0x450	CH_MAP_REG20	Interrupt Channel Map Register for 80 to 80+3
0x454	CH_MAP_REG21	Interrupt Channel Map Register for 84 to 84+3
0x458	CH_MAP_REG22	Interrupt Channel Map Register for 88 to 88+3
0x45c	CH_MAP_REG23	Interrupt Channel Map Register for 92 to 92+3
0x460	CH_MAP_REG24	Interrupt Channel Map Register for 96 to 96+3
0x464	CH_MAP_REG25	Interrupt Channel Map Register for 100 to 100+3
0x468	CH_MAP_REG26	Interrupt Channel Map Register for 104 to 104+3
0x46c	CH_MAP_REG27	Interrupt Channel Map Register for 108 to 108+3
0x470	CH_MAP_REG28	Interrupt Channel Map Register for 112 to 112+3
0x474	CH_MAP_REG29	Interrupt Channel Map Register for 116 to 116+3
0x478	CH_MAP_REG30	Interrupt Channel Map Register for 120 to 120+3
0x47c	CH_MAP_REG31	Interrupt Channel Map Register for 124 to 124+3
0x480	CH_MAP_REG32	Interrupt Channel Map Register for 128 to 128+3
0x484	CH_MAP_REG33	Interrupt Channel Map Register for 132 to 132+3
0x488	CH_MAP_REG34	Interrupt Channel Map Register for 136 to 136+3
0x48c	CH_MAP_REG35	Interrupt Channel Map Register for 140 to 140+3
0x490	CH_MAP_REG36	Interrupt Channel Map Register for 144 to 144+3

**Table 6-28 CIC1 Registers (Part 4 of 7)**

Address Offset	Register Mnemonic	Register Name
0x494	CH_MAP_REG37	Interrupt Channel Map Register for 148 to 148+3
0x498	CH_MAP_REG38	Interrupt Channel Map Register for 152 to 152+3
0x49c	CH_MAP_REG39	Interrupt Channel Map Register for 156 to 156+3
0x4A0	CH_MAP_REG40	Interrupt Channel Map Register for 160 to 160+3
0x4A4	CH_MAP_REG41	Interrupt Channel Map Register for 164 to 164+3
0x4A8	CH_MAP_REG42	Interrupt Channel Map Register for 168 to 168+3
0x4AC	CH_MAP_REG43	Interrupt Channel Map Register for 172 to 172+3
0x4B0	CH_MAP_REG44	Interrupt Channel Map Register for 176 to 176+3
0x4B4	CH_MAP_REG45	Interrupt Channel Map Register for 180 to 180+3
0x4B8	CH_MAP_REG46	Interrupt Channel Map Register for 184 to 184+3
0x4BC	CH_MAP_REG47	Interrupt Channel Map Register for 188 to 188+3
0x4C0	CH_MAP_REG48	Interrupt Channel Map Register for 192 to 192+3
0x4C4	CH_MAP_REG49	Interrupt Channel Map Register for 196 to 196+3
0x4C8	CH_MAP_REG50	Interrupt Channel Map Register for 200 to 200+3
0x4CC	CH_MAP_REG51	Interrupt Channel Map Register for 204 to 204+3
0X4D0	CH_MAP_REG52	Interrupt Channel Map Register for 208 to 208+3
0X4D4	CH_MAP_REG53	Interrupt Channel Map Register for 212 to 212+3
0X4D8	CH_MAP_REG54	Interrupt Channel Map Register for 216 to 216+3
0X4DC	CH_MAP_REG55	Interrupt Channel Map Register for 220 to 220+3
0X4E0	CH_MAP_REG56	Interrupt Channel Map Register for 224 to 224+3
0X4E4	CH_MAP_REG57	Interrupt Channel Map Register for 228 to 228+3
0X4E8	CH_MAP_REG58	Interrupt Channel Map Register for 232 to 232+3
0X4FC	CH_MAP_REG59	Interrupt Channel Map Register for 236 to 236+3
0X4F0	CH_MAP_REG60	Interrupt Channel Map Register for 240 to 240+3
0X4F4	CH_MAP_REG61	Interrupt Channel Map Register for 244 to 244+3
0X4F8	CH_MAP_REG62	Interrupt Channel Map Register for 248 to 248+3
0X4FC	CH_MAP_REG63	Interrupt Channel Map Register for 252 to 252+3
0X500	CH_MAP_REG64	Interrupt Channel Map Register for 256 to 256+3
0X504	CH_MAP_REG65	Interrupt Channel Map Register for 260 to 260+3
0X508	CH_MAP_REG66	Interrupt Channel Map Register for 264 to 264+3
0X50C	CH_MAP_REG67	Interrupt Channel Map Register for 268 to 268+3
0X510	CH_MAP_REG68	Interrupt Channel Map Register for 272 to 272+3
0X514	CH_MAP_REG69	Interrupt Channel Map Register for 276 to 276+3
0X518	CH_MAP_REG70	Interrupt Channel Map Register for 280 to 280+3
0X51C	CH_MAP_REG71	Interrupt Channel Map Register for 284 to 284+3
0X520	CH_MAP_REG72	Interrupt Channel Map Register for 288 to 288+3
0X524	CH_MAP_REG73	Interrupt Channel Map Register for 292 to 292+3
0X528	CH_MAP_REG74	Interrupt Channel Map Register for 296 to 296+3
0X52C	CH_MAP_REG75	Interrupt Channel Map Register for 300 to 300+3
0X520	CH_MAP_REG76	Interrupt Channel Map Register for 304 to 304+3
0X524	CH_MAP_REG77	Interrupt Channel Map Register for 308 to 308+3
0X528	CH_MAP_REG78	Interrupt Channel Map Register for 312 to 312+3
0x52C	CH_MAP_REG79	Interrupt Channel Map Register for 316 to 316+3
0x530	CH_MAP_REG80	Interrupt Channel Map Register for 320 to 320+3

**Table 6-28 CIC1 Registers (Part 5 of 7)**

Address Offset	Register Mnemonic	Register Name
0x534	CH_MAP_REG81	Interrupt Channel Map Register for 324 to 324+3
0x538	CH_MAP_REG82	Interrupt Channel Map Register for 328 to 328+3
0x53C	CH_MAP_REG83	Interrupt Channel Map Register for 332 to 332+3
0x540	CH_MAP_REG84	Interrupt Channel Map Register for 336 to 336+3
0x544	CH_MAP_REG85	Interrupt Channel Map Register for 340 to 340+3
0x548	CH_MAP_REG86	Interrupt Channel Map Register for 344 to 344+3
0x54C	CH_MAP_REG87	Interrupt Channel Map Register for 348 to 348+3
0x550	CH_MAP_REG88	Interrupt Channel Map Register for 352 to 352+3
0x554	CH_MAP_REG89	Interrupt Channel Map Register for 356 to 356+3
0x558	CH_MAP_REG90	Interrupt Channel Map Register for 360 to 360+3
0x55C	CH_MAP_REG91	Interrupt Channel Map Register for 364 to 364+3
0x560	CH_MAP_REG92	Interrupt Channel Map Register for 368 to 368+3
0x564	CH_MAP_REG93	Interrupt Channel Map Register for 372 to 372+3
0x568	CH_MAP_REG94	Interrupt Channel Map Register for 376 to 376+3
0x56C	CH_MAP_REG95	Interrupt Channel Map Register for 380 to 380+3
0x570	CH_MAP_REG96	Interrupt Channel Map Register for 384 to 384+3
0x574	CH_MAP_REG97	Interrupt Channel Map Register for 388 to 388+3
0x578	CH_MAP_REG98	Interrupt Channel Map Register for 392 to 392+3
0x57C	CH_MAP_REG99	Interrupt Channel Map Register for 396 to 396+3
0x580	CH_MAP_REG100	Interrupt Channel Map Register for 400 to 400+3
0x584	CH_MAP_REG101	Interrupt Channel Map Register for 404 to 404+3
0x588	CH_MAP_REG102	Interrupt Channel Map Register for 408 to 408+3
0x58C	CH_MAP_REG103	Interrupt Channel Map Register for 412 to 412+3
0x590	CH_MAP_REG104	Interrupt Channel Map Register for 416 to 416+3
0x594	CH_MAP_REG105	Interrupt Channel Map Register for 420 to 420+3
0x598	CH_MAP_REG106	Interrupt Channel Map Register for 424 to 424+3
0x59C	CH_MAP_REG107	Interrupt Channel Map Register for 428 to 428+3
0x5A0	CH_MAP_REG108	Interrupt Channel Map Register for 432 to 432+3
0x5A4	CH_MAP_REG109	Interrupt Channel Map Register for 436 to 436+3
0x5A8	CH_MAP_REG110	Interrupt Channel Map Register for 440 to 440+3
0x5AC	CH_MAP_REG111	Interrupt Channel Map Register for 444 to 444+3
0x5B0	CH_MAP_REG112	Interrupt Channel Map Register for 448 to 448+3
0x5B4	CH_MAP_REG113	Interrupt Channel Map Register for 452 to 452+3
0x5B8	CH_MAP_REG114	Interrupt Channel Map Register for 456 to 456+3
0x5BC	CH_MAP_REG115	Interrupt Channel Map Register for 460 to 460+3
0x5C0	CH_MAP_REG116	Interrupt Channel Map Register for 464 to 464+3
0x5C4	CH_MAP_REG117	Interrupt Channel Map Register for 468 to 468+3
0x5C8	CH_MAP_REG118	Interrupt Channel Map Register for 472 to 472+3
0x5CC	CH_MAP_REG119	Interrupt Channel Map Register for 476 to 476+3
0x5D0	CH_MAP_REG120	Interrupt Channel Map Register for 480 to 480+3
0x5D4	CH_MAP_REG121	Interrupt Channel Map Register for 484 to 484+3
0x5D8	CH_MAP_REG122	Interrupt Channel Map Register for 488 to 488+3
0x5DC	CH_MAP_REG123	Interrupt Channel Map Register for 492 to 492+3
0x5E0	CH_MAP_REG124	Interrupt Channel Map Register for 496 to 496+3

**Table 6-28 CIC1 Registers (Part 6 of 7)**

Address Offset	Register Mnemonic	Register Name
0x5E4	CH_MAP_REG125	Interrupt Channel Map Register for 500 to 500+3
0x5E8	CH_MAP_REG126	Interrupt Channel Map Register for 504 to 504+3
0x5EC	CH_MAP_REG127	Interrupt Channel Map Register for 508 to 508+3
0x5F0	CH_MAP_REG128	Interrupt Channel Map Register for 512 to 512+3
0x5F4	CH_MAP_REG129	Interrupt Channel Map Register for 516 to 516+3
0x5F8	CH_MAP_REG130	Interrupt Channel Map Register for 520 to 520+3
0x5FC	CH_MAP_REG131	Interrupt Channel Map Register for 524 to 524+3
0x600	CH_MAP_REG132	Interrupt Channel Map Register for 528 to 528+3
0x604	CH_MAP_REG133	Interrupt Channel Map Register for 532 to 532+3
0x608	CH_MAP_REG134	Interrupt Channel Map Register for 536 to 536+3
0x60C	CH_MAP_REG135	Interrupt Channel Map Register for 540 to 540+3
0x610	CH_MAP_REG136	Interrupt Channel Map Register for 544 to 544+3
0x614	CH_MAP_REG137	Interrupt Channel Map Register for 548 to 548+3
0x618	CH_MAP_REG138	Interrupt Channel Map Register for 552 to 552+3
0x61C	CH_MAP_REG139	Interrupt Channel Map Register for 556 to 556+3
0x620	CH_MAP_REG140	Interrupt Channel Map Register for 560 to 560+3
0x624	CH_MAP_REG141	Interrupt Channel Map Register for 564 to 564+3
0x628	CH_MAP_REG142	Interrupt Channel Map Register for 568 to 568+3
0x62C	CH_MAP_REG143	Interrupt Channel Map Register for 572 to 572+3
0x630	CH_MAP_REG144	Interrupt Channel Map Register for 576 to 576+3
0x634	CH_MAP_REG145	Interrupt Channel Map Register for 580 to 580+3
0x638	CH_MAP_REG146	Interrupt Channel Map Register for 584 to 584+3
0x63C	CH_MAP_REG147	Interrupt Channel Map Register for 588 to 588+3
0x640	CH_MAP_REG148	Interrupt Channel Map Register for 592 to 592+3
0x644	CH_MAP_REG149	Interrupt Channel Map Register for 596 to 596+3
0x648	CH_MAP_REG150	Interrupt Channel Map Register for 600 to 600+3
0x64C	CH_MAP_REG151	Interrupt Channel Map Register for 604 to 604+3
0x650	CH_MAP_REG152	Interrupt Channel Map Register for 608 to 608+3
0x654	CH_MAP_REG153	Interrupt Channel Map Register for 612 to 612+3
0x658	CH_MAP_REG154	Interrupt Channel Map Register for 616 to 616+3
0x65C	CH_MAP_REG155	Interrupt Channel Map Register for 620 to 620+3
0x660	CH_MAP_REG156	Interrupt Channel Map Register for 624 to 624+3
0x664	CH_MAP_REG157	Interrupt Channel Map Register for 628 to 628+3
0x668	CH_MAP_REG158	Interrupt Channel Map Register for 632 to 632+3
0x66C	CH_MAP_REG159	Interrupt Channel Map Register for 636 to 636+3
0x670	CH_MAP_REG160	Interrupt Channel Map Register for 640 to 640+3
0x674	CH_MAP_REG161	Interrupt Channel Map Register for 644 to 644+3
0x678	CH_MAP_REG162	Interrupt Channel Map Register for 648 to 648+3
0x67C	CH_MAP_REG163	Interrupt Channel Map Register for 652 to 652+3
0x680	CH_MAP_REG164	Interrupt Channel Map Register for 656 to 656+3
0x684	CH_MAP_REG165	Interrupt Channel Map Register for 660 to 660+3
0x688	CH_MAP_REG166	Interrupt Channel Map Register for 664 to 664+3
0x68C	CH_MAP_REG167	Interrupt Channel Map Register for 668 to 668+3
0x690	CH_MAP_REG168	Interrupt Channel Map Register for 672 to 672+3



**Table 6-28 CIC1 Registers (Part 7 of 7)**

Address Offset	Register Mnemonic	Register Name
0x694	CH_MAP_REG169	Interrupt Channel Map Register for 676 to 676+3
0x698	CH_MAP_REG170	Interrupt Channel Map Register for 680 to 680+3
0x69C	CH_MAP_REG171	Interrupt Channel Map Register for 684 to 684+3
0x800	HINT_MAP_REG0	Host Interrupt Map Register for 0 to 0+3
0x804	HINT_MAP_REG1	Host Interrupt Map Register for 4 to 4+3
0x808	HINT_MAP_REG2	Host Interrupt Map Register for 8 to 8+3
0x80c	HINT_MAP_REG3	Host Interrupt Map Register for 12 to 12+3
0x810	HINT_MAP_REG4	Host Interrupt Map Register for 16 to 16+3
0x814	HINT_MAP_REG5	Host Interrupt Map Register for 20 to 20+3
0x818	HINT_MAP_REG6	Host Interrupt Map Register for 24 to 24+3
0x81c	HINT_MAP_REG7	Host Interrupt Map Register for 28 to 28+3
0x820	HINT_MAP_REG8	Host Interrupt Map Register for 32 to 32+3
0x824	HINT_MAP_REG9	Host Interrupt Map Register for 36 to 36+3
0x828	HINT_MAP_REG10	Host Interrupt Map Register for 40 to 40+3
0x82c	HINT_MAP_REG11	Host Interrupt Map Register for 44 to 44+3
0x830	HINT_MAP_REG12	Host Interrupt Map Register for 48 to 48+3
0x834	HINT_MAP_REG13	Host Interrupt Map Register for 52 to 52+3
0x1500	ENABLE_HINT_REG0	Host Interrupt Enable Register 0
0x1504	ENABLE_HINT_REG1	Host Interrupt Enable Register 1
<b>End of Table 6-28</b>		

### 6.3.2.3 CIC2 Register Map

**Table 6-29 CIC2 Registers (Part 1 of 5)**

Address Offset	Register Mnemonic	Register Name
0x0	REVISION_REG	Revision Register
0x10	GLOBAL_ENABLE_HINT_REG	Global Host Interrupt Enable Register
0x20	STATUS_SET_INDEX_REG	Status Set Index Register
0x24	STATUS_CLR_INDEX_REG	Status Clear Index Register
0x28	ENABLE_SET_INDEX_REG	Enable Set Index Register
0x2c	ENABLE_CLR_INDEX_REG	Enable Clear Index Register
0x34	HINT_ENABLE_SET_INDEX_REG	Host Interrupt Enable Set Index Register
0x38	HINT_ENABLE_CLR_INDEX_REG	Host Interrupt Enable Clear Index Register
0x200	RAW_STATUS_REG0	Raw Status Register 0
0x204	RAW_STATUS_REG1	Raw Status Register 1
0x208	RAW_STATUS_REG2	Raw Status Register 2
0x20C	RAW_STATUS_REG3	Raw Status Register 3
0x210	RAW_STATUS_REG4	Raw Status Register 4
0x214	RAW_STATUS_REG5	Raw Status Register 5
0x218	RAW_STATUS_REG6	Raw Status Register 6
0x21C	RAW_STATUS_REG7	Raw Status Register 7
0x220	RAW_STATUS_REG8	Raw Status Register 8
0x224	RAW_STATUS_REG9	Raw Status Register 9
0x228	RAW_STATUS_REG10	Raw Status Register 10

**Table 6-29 CIC2 Registers (Part 2 of 5)**

Address Offset	Register Mnemonic	Register Name
0x22C	RAW_STATUS_REG11	Raw Status Register 11
0x230	RAW_STATUS_REG12	Raw Status Register 12
0x234	RAW_STATUS_REG13	Raw Status Register 13
0x238	RAW_STATUS_REG14	Raw Status Register 14
0x23C	RAW_STATUS_REG15	Raw Status Register 15
0x280	ENA_STATUS_REG0	Enabled Status Register 0
0x284	ENA_STATUS_REG1	Enabled Status Register 1
0x288	ENA_STATUS_REG2	Enabled Status Register 2
0x28C	ENA_STATUS_REG3	Enabled Status Register 3
0x290	ENA_STATUS_REG4	Enabled Status Register 4
0x294	ENA_STATUS_REG5	Enabled Status Register 5
0x298	ENA_STATUS_REG6	Enabled Status Register 6
0x29C	ENA_STATUS_REG7	Enabled Status Register 7
0x2A0	ENA_STATUS_REG8	Enabled Status Register 8
0x2A4	ENA_STATUS_REG9	Enabled Status Register 9
0x2A8	ENA_STATUS_REG10	Enabled Status Register 10
0x2AC	ENA_STATUS_REG11	Enabled Status Register 11
0x2B0	ENA_STATUS_REG12	Enabled Status Register 12
0x2B4	ENA_STATUS_REG13	Enabled Status Register 13
0x2B8	ENA_STATUS_REG14	Enabled Status Register 14
0x2BC	ENA_STATUS_REG15	Enabled Status Register 15
0x300	ENABLE_REG0	Enable Register 0
0x304	ENABLE_REG1	Enable Register 1
0x308	ENABLE_REG2	Enable Register 2
0x30C	ENABLE_REG3	Enable Register 3
0x310	ENABLE_REG4	Enable Register 4
0x314	ENABLE_REG5	Enable Register 5
0x318	ENABLE_REG6	Enable Register 6
0x31C	ENABLE_REG7	Enable Register 7
0x320	ENABLE_REG8	Enable Register 8
0x324	ENABLE_REG9	Enable Register 9
0x328	ENABLE_REG10	Enable Register 10
0x32C	ENABLE_REG11	Enable Register 11
0x330	ENABLE_REG12	Enable Register 12
0x334	ENABLE_REG13	Enable Register 13
0x338	ENABLE_REG14	Enable Register 14
0x33C	ENABLE_REG15	Enable Register 15
0x380	ENABLE_CLR_REG0	Enable Clear Register 0
0x384	ENABLE_CLR_REG1	Enable Clear Register 1
0x388	ENABLE_CLR_REG2	Enable Clear Register 2
0x38C	ENABLE_CLR_REG3	Enable Clear Register 3
0x390	ENABLE_CLR_REG4	Enable Clear Register 4
0x394	ENABLE_CLR_REG5	Enable Clear Register 5
0x398	ENABLE_CLR_REG6	Enable Clear Register 6

**Table 6-29 CIC2 Registers (Part 3 of 5)**

Address Offset	Register Mnemonic	Register Name
0x39C	ENABLE_CLR_REG7	Enable Clear Register 7
0x3A0	ENABLE_CLR_REG8	Enable Clear Register 8
0x3A4	ENABLE_CLR_REG9	Enable Clear Register 9
0x3A8	ENABLE_CLR_REG10	Enable Clear Register 10
0x3AC	ENABLE_CLR_REG11	Enable Clear Register 11
0x3B0	ENABLE_CLR_REG12	Enable Clear Register 12
0x3B4	ENABLE_CLR_REG13	Enable Clear Register 13
0x3B8	ENABLE_CLR_REG14	Enable Clear Register 14
0x38C	ENABLE_CLR_REG15	Enable Clear Register 15
0x400	CH_MAP_REG0	Interrupt Channel Map Register for 0 to 0+3
0x404	CH_MAP_REG1	Interrupt Channel Map Register for 4 to 4+3
0x408	CH_MAP_REG2	Interrupt Channel Map Register for 8 to 8+3
0x40c	CH_MAP_REG3	Interrupt Channel Map Register for 12 to 12+3
0x410	CH_MAP_REG4	Interrupt Channel Map Register for 16 to 16+3
0x414	CH_MAP_REG5	Interrupt Channel Map Register for 20 to 20+3
0x418	CH_MAP_REG6	Interrupt Channel Map Register for 24 to 24+3
0x41c	CH_MAP_REG7	Interrupt Channel Map Register for 28 to 28+3
0x420	CH_MAP_REG8	Interrupt Channel Map Register for 32 to 32+3
0x424	CH_MAP_REG9	Interrupt Channel Map Register for 36 to 36+3
0x428	CH_MAP_REG10	Interrupt Channel Map Register for 40 to 40+3
0x42c	CH_MAP_REG11	Interrupt Channel Map Register for 44 to 44+3
0x430	CH_MAP_REG12	Interrupt Channel Map Register for 48 to 48+3
0x434	CH_MAP_REG13	Interrupt Channel Map Register for 52 to 52+3
0x438	CH_MAP_REG14	Interrupt Channel Map Register for 56 to 56+3
0x43c	CH_MAP_REG15	Interrupt Channel Map Register for 60 to 60+3
0x5C0	CH_MAP_REG116	Interrupt Channel Map Register for 464 to 464+3
0x5C4	CH_MAP_REG117	Interrupt Channel Map Register for 468 to 468+3
0x5C8	CH_MAP_REG118	Interrupt Channel Map Register for 472 to 472+3
0x5CC	CH_MAP_REG119	Interrupt Channel Map Register for 476 to 476+3
0x5D0	CH_MAP_REG120	Interrupt Channel Map Register for 480 to 480+3
0x5D4	CH_MAP_REG121	Interrupt Channel Map Register for 484 to 484+3
0x5D8	CH_MAP_REG122	Interrupt Channel Map Register for 488 to 488+3
0x5DC	CH_MAP_REG123	Interrupt Channel Map Register for 482 to 492+3
0x5E0	CH_MAP_REG124	Interrupt Channel Map Register for 496 to 496+3
0x5E4	CH_MAP_REG125	Interrupt Channel Map Register for 500 to 500+3
0x5E8	CH_MAP_REG126	Interrupt Channel Map Register for 504 to 504+3
0x5EC	CH_MAP_REG127	Interrupt Channel Map Register for 508 to 508+3
0x5F0	CH_MAP_REG128	Interrupt Channel Map Register for 512 to 512+3
0x5F4	CH_MAP_REG129	Interrupt Channel Map Register for 516 to 516+3
0x5F8	CH_MAP_REG130	Interrupt Channel Map Register for 520 to 520+3
0x5FC	CH_MAP_REG131	Interrupt Channel Map Register for 524 to 524+3
0x600	CH_MAP_REG132	Interrupt Channel Map Register for 528 to 528+3
0x604	CH_MAP_REG133	Interrupt Channel Map Register for 532 to 532+3
0x608	CH_MAP_REG134	Interrupt Channel Map Register for 536 to 536+3

**Table 6-29 CIC2 Registers (Part 4 of 5)**

Address Offset	Register Mnemonic	Register Name
0x60C	CH_MAP_REG135	Interrupt Channel Map Register for 540 to 540+3
0x610	CH_MAP_REG136	Interrupt Channel Map Register for 544 to 544+3
0x614	CH_MAP_REG137	Interrupt Channel Map Register for 548 to 548+3
0x618	CH_MAP_REG138	Interrupt Channel Map Register for 552 to 552+3
0x61C	CH_MAP_REG139	Interrupt Channel Map Register for 556 to 556+3
0x620	CH_MAP_REG140	Interrupt Channel Map Register for 560 to 560+3
0x624	CH_MAP_REG141	Interrupt Channel Map Register for 564 to 564+3
0x628	CH_MAP_REG142	Interrupt Channel Map Register for 568 to 568+3
0x62C	CH_MAP_REG143	Interrupt Channel Map Register for 572 to 572+3
0x630	CH_MAP_REG144	Interrupt Channel Map Register for 576 to 576+3
0x634	CH_MAP_REG145	Interrupt Channel Map Register for 580 to 580+3
0x638	CH_MAP_REG146	Interrupt Channel Map Register for 584 to 584+3
0x63C	CH_MAP_REG147	Interrupt Channel Map Register for 588 to 588+3
0x640	CH_MAP_REG148	Interrupt Channel Map Register for 592 to 592+3
0x644	CH_MAP_REG149	Interrupt Channel Map Register for 596 to 596+3
0x648	CH_MAP_REG150	Interrupt Channel Map Register for 600 to 600+3
0x64C	CH_MAP_REG151	Interrupt Channel Map Register for 604 to 604+3
0x650	CH_MAP_REG152	Interrupt Channel Map Register for 608 to 608+3
0x654	CH_MAP_REG153	Interrupt Channel Map Register for 612 to 612+3
0x658	CH_MAP_REG154	Interrupt Channel Map Register for 616 to 616+3
0x65C	CH_MAP_REG155	Interrupt Channel Map Register for 620 to 620+3
0x660	CH_MAP_REG156	Interrupt Channel Map Register for 624 to 624+3
0x664	CH_MAP_REG157	Interrupt Channel Map Register for 628 to 628+3
0x668	CH_MAP_REG158	Interrupt Channel Map Register for 632 to 632+3
0x66C	CH_MAP_REG159	Interrupt Channel Map Register for 636 to 636+3
0x670	CH_MAP_REG160	Interrupt Channel Map Register for 640 to 640+3
0x674	CH_MAP_REG161	Interrupt Channel Map Register for 644 to 644+3
0x678	CH_MAP_REG162	Interrupt Channel Map Register for 648 to 648+3
0x67C	CH_MAP_REG163	Interrupt Channel Map Register for 652 to 652+3
0x680	CH_MAP_REG164	Interrupt Channel Map Register for 656 to 656+3
0x684	CH_MAP_REG165	Interrupt Channel Map Register for 660 to 660+3
0x688	CH_MAP_REG166	Interrupt Channel Map Register for 664 to 664+3
0x68C	CH_MAP_REG167	Interrupt Channel Map Register for 668 to 668+3
0x690	CH_MAP_REG168	Interrupt Channel Map Register for 672 to 672+3
0x694	CH_MAP_REG169	Interrupt Channel Map Register for 676 to 676+3
0x698	CH_MAP_REG170	Interrupt Channel Map Register for 680 to 680+3
0x69C	CH_MAP_REG171	Interrupt Channel Map Register for 684 to 684+3
0x800	HINT_MAP_REG0	Host Interrupt Map Register for 0 to 0+3
0x804	HINT_MAP_REG1	Host Interrupt Map Register for 4 to 4+3
0x808	HINT_MAP_REG2	Host Interrupt Map Register for 8 to 8+3
0x80c	HINT_MAP_REG3	Host Interrupt Map Register for 12 to 12+3
0x810	HINT_MAP_REG4	Host Interrupt Map Register for 16 to 16+3
0x814	HINT_MAP_REG5	Host Interrupt Map Register for 20 to 20+3
0x818	HINT_MAP_REG6	Host Interrupt Map Register for 24 to 24+3

**Table 6-29 CIC2 Registers (Part 5 of 5)**

Address Offset	Register Mnemonic	Register Name
0x81c	HINT_MAP_REG7	Host Interrupt Map Register for 28 to 28+3
0x820	HINT_MAP_REG8	Host Interrupt Map Register for 32 to 32+3
0x824	HINT_MAP_REG9	Host Interrupt Map Register for 36 to 36+3
0x828	HINT_MAP_REG10	Host Interrupt Map Register for 40 to 40+3
0x1500	ENABLE_HINT_REG0	Host Interrupt Enable Register 0
0x1504	ENABLE_HINT_REG1	Host Interrupt Enable Register 1
<b>End of Table 6-29</b>		

### 6.3.3 Inter-Processor Register Map

**Table 6-30 IPC Generation Registers (IPCGRx) (Part 1 of 2)**

Address Start	Address End	Size	Register Name	Description
0x02620200	0x02620203	4B	NMIGR0	NMI Event Generation Register for C66x CorePac0
0x02620204	0x02620207	4B	NMIGR1	NMI Event Generation Register for C66x CorePac1
0x02620208	0x0262020B	4B	NMIGR2	NMI Event Generation Register for C66x CorePac2
0x0262020C	0x0262020F	4B	NMIGR3	NMI Event Generation Register for C66x CorePac3
0x02620210	0x02620213	4B	NMIGR4	NMI Event Generation Register for C66x CorePac4
0x02620214	0x02620217	4B	NMIGR5	NMI Event Generation Register for C66x CorePac5
0x02620218	0x0262021B	4B	NMIGR6	NMI Event Generation Register for C66x CorePac6
0x0262021C	0x0262021F	4B	NMIGR7	NMI Event Generation Register for C66x CorePac7
0x02620220	0x0262023F	32B	Reserved	Reserved
0x02620240	0x02620243	4B	IPCGR0	IPC Generation Register for C66x CorePac0
0x02620244	0x02620247	4B	IPCGR1	IPC Generation Register for C66x CorePac1
0x02620248	0x0262024B	4B	IPCGR2	IPC Generation Register for C66x CorePac2
0x0262024C	0x0262024F	4B	IPCGR3	IPC Generation Register for C66x CorePac3
0x02620250	0x02620253	4B	IPCGR4	IPC Generation Register for C66x CorePac4
0x02620254	0x02620257	4B	IPCGR5	IPC Generation Register for C66x CorePac5
0x02620258	0x0262025B	4B	IPCGR6	IPC Generation Register for C66x CorePac6
0x0262025C	0x0262025F	4B	IPCGR7	IPC Generation Register for C66x CorePac7
0x02620260	0x02620263	4B	IPCGR8	IPC Generation Register for ARM CorePac0
0x02620264	0x02620267	4B	IPCGR9	IPC Generation Register for ARM CorePac1
0x02620268	0x0262026B	4B	IPCGR10	IPC Generation Register for ARM CorePac2
0x0262026C	0x0262026F	4B	IPCGR11	IPC Generation Register for ARM CorePac3
0x02620270	0x0262027B	12B	Reserved	Reserved
0x0262027C	0x0262027F	4B	IPCGRH	IPC Generation Register for Host
0x02620280	0x02620283	4B	IPCAR0	IPC Acknowledgement Register for C66x CorePac0
0x02620284	0x02620287	4B	IPCAR1	IPC Acknowledgement Register for C66x CorePac1
0x02620288	0x0262028B	4B	IPCAR2	IPC Acknowledgement Register for C66x CorePac2
0x0262028C	0x0262028F	4B	IPCAR3	IPC Acknowledgement Register for C66x CorePac3
0x02620290	0x02620293	4B	IPCAR4	IPC Acknowledgement Register for C66x CorePac4
0x02620294	0x02620297	4B	IPCAR5	IPC Acknowledgement Register for C66x CorePac5
0x02620298	0x0262029B	4B	IPCAR6	IPC Acknowledgement Register for C66x CorePac6
0x0262029C	0x0262029F	4B	IPCAR7	IPC Acknowledgement Register for C66x CorePac7
0x026202A0	0x026202A3	4B	IPCAR8	IPC Acknowledgement Register for ARM CorePac0

**Table 6-30 IPC Generation Registers (IPCGRx) (Part 2 of 2)**

Address Start	Address End	Size	Register Name	Description
0x026202A4	0x026202A7	4B	IPCAR9	IPC Acknowledgement Register for ARM CorePac1
0x026202A8	0x026202AB	4B	IPCAR10	IPC Acknowledgement Register for ARM CorePac2
0x026202AC	0x026202AF	4B	IPCAR11	IPC Acknowledgement Register for ARM CorePac3
0x026202B0	0x026202BB	12B	Reserved	Reserved
0x026202A0	0x026202BB	28B	Reserved	Reserved
0x026202BC	0x026202BF	4B	IPCARH	IPC Acknowledgement Register for host
<b>End of Table 6-30</b>				

### 6.3.4 $\overline{\text{NMI}}$ and $\overline{\text{LRESET}}$

The Non-Maskable Interrupts ( $\overline{\text{NMI}}$ ) can be generated by chip-level registers and the  $\overline{\text{LRESET}}$  can be generated by software writing into LPSC registers.  $\overline{\text{LRESET}}$  and  $\overline{\text{NMI}}$  can also be asserted by device pins or watchdog timers. One  $\overline{\text{NMI}}$  pin and one  $\overline{\text{LRESET}}$  pin are shared by all eight C66x CorePacs on the device. The CORESEL[3:0] pins can be configured to select between the eight C66x CorePacs available as shown in [Table 6-31](#).

**Table 6-31  $\overline{\text{LRESET}}$  and  $\overline{\text{NMI}}$  Decoding (Part 1 of 2)**

CORESEL[3:0] Pin Input	$\overline{\text{LRESET}}$ Pin Input	$\overline{\text{NMI}}$ Pin Input	$\overline{\text{LRESETNMIEN}}$ Pin Input	Reset Mux Block Output
XXXX	X	X	1	No local reset or $\overline{\text{NMI}}$ assertion
0000	0	X	0	Assert local reset to C66x CorePac0
0001	0	X	0	Assert local reset to C66x CorePac1
0010	0	X	0	Assert local reset to C66x CorePac2
0011	0	X	0	Assert local reset to C66x CorePac3
0100	0	X	0	Assert local reset to C66x CorePac4
0101	0	X	0	Assert local reset to C66x CorePac5
0110	0	X	0	Assert local reset to C66x CorePac6
0111	0	X	0	Assert local reset to C66x CorePac7
1XXX	0	X	0	Assert local reset to all C66x CorePacs
0000	1	1	0	De-assert local reset & $\overline{\text{NMI}}$ to C66x CorePac0
0001	1	1	0	De-assert local reset & $\overline{\text{NMI}}$ to C66x CorePac1
0010	1	1	0	De-assert local reset & $\overline{\text{NMI}}$ to C66x CorePac2
0011	1	1	0	De-assert local reset & $\overline{\text{NMI}}$ to C66x CorePac3
0100	1	1	0	De-assert local reset & $\overline{\text{NMI}}$ to C66x CorePac4
0101	1	1	0	De-assert local reset & $\overline{\text{NMI}}$ to C66x CorePac5
0110	1	1	0	De-assert local reset & $\overline{\text{NMI}}$ to C66x CorePac6
0111	1	1	0	De-assert local reset & $\overline{\text{NMI}}$ to C66x CorePac7
1XXX	1	1	0	De-assert local reset & $\overline{\text{NMI}}$ to all C66x CorePacs
0000	1	0	0	Assert $\overline{\text{NMI}}$ to C66x CorePac0
0001	1	0	0	Assert $\overline{\text{NMI}}$ to C66x CorePac1
0010	1	0	0	Assert $\overline{\text{NMI}}$ to C66x CorePac2
0011	1	0	0	Assert $\overline{\text{NMI}}$ to C66x CorePac3
0100	1	0	0	Assert $\overline{\text{NMI}}$ to C66x CorePac4
0101	1	0	0	Assert $\overline{\text{NMI}}$ to C66x CorePac5
0110	1	0	0	Assert $\overline{\text{NMI}}$ to C66x CorePac6

**Table 6-31**  $\overline{\text{LRESET}}$  and  $\overline{\text{NMI}}$  Decoding (Part 2 of 2)

CORESEL[3:0] Pin Input	$\overline{\text{LRESET}}$ Pin Input	$\overline{\text{NMI}}$ Pin Input	$\overline{\text{LRESETNMIEN}}$ Pin Input	Reset Mux Block Output
0111	1	0	0	Assert $\overline{\text{NMI}}$ to C66x CorePac7
1XXX	1	0	0	Assert $\overline{\text{NMI}}$ to all C66x CorePacs
<b>End of Table 6-31</b>				

## 6.4 Enhanced Direct Memory Access (EDMA3) Controller for TCI6636K2H

The primary purpose of the EDMA3 is to service user-programmed data transfers between two memory-mapped slave endpoints on the device. The EDMA3 services software-driven paging transfers (e.g., data movement between external memory and internal memory), performs sorting or subframe extraction of various data structures, services event driven peripherals, and offloads data transfers from the device C66x DSP CorePac or the ARM CorePac..

There are five EDMA channel controllers on the device:

- EDMA3CC0 has two transfer controllers: TPTC0 and TPTC1.
- EDMA3CC1 has four transfer controllers: TPTC0, TPTC1, TPTC2, and TPTC3.
- EDMA3CC2 has four transfer controllers: TPTC0, TPTC1, TPTC2, and TPTC3.
- EDMA3CC3 has two transfer controllers: TPTC0 and TPTC1.
- EDMA3CC4 has two transfer controllers: TPTC0 and TPTC1.

In the context of this document, TPTCx is associated with EDMA3CCy, and is referred to as EDMA3CCy TPTCx. Each of the transfer controllers has a direct connection to the switch fabric. Section [7.2 “Switch Fabric Connections Matrix - Data Space” on page 187](#) lists the peripherals that can be accessed by the transfer controllers.

EDMA3CC0 is optimized to be used for transfers to/from/within the MSMC and DDR3A/DDR3B subsystems. The others are used for the remaining traffic.

Each EDMA3 channel controller includes the following features:

- Fully orthogonal transfer description
  - 3 transfer dimensions:
    - › Array (multiple bytes)
    - › Frame (multiple arrays)
    - › Block (multiple frames)
  - Single event can trigger transfer of array, frame, or entire block
  - Independent indexes on source and destination
- Flexible transfer definition:
  - Increment or FIFO transfer addressing modes
  - Linking mechanism allows for ping-pong buffering, circular buffering, and repetitive/continuous transfers, all with no CPU intervention
  - Chaining allows multiple transfers to execute with one event
- 512 PaRAM entries for all EDMA3CC
  - Used to define transfer context for channels
  - Each PaRAM entry can be used as a DMA entry, QDMA entry, or link entry

- 64 DMA channels for all EDMA3CC
  - Manually triggered (CPU writes to channel controller register)
  - External event triggered
  - Chain triggered (completion of one transfer triggers another)
- 8 Quick DMA (QDMA) channels per EDMA3CCx
  - Used for software-driven transfers
  - Triggered upon writing to a single PaRAM set entry
- Two transfer controllers and two event queues with programmable system-level priority for EDMA3CC0, EDMA3CC3, and EDMA3CC4
- Four transfer controllers and four event queues with programmable system-level priority each for DMA3CC1 and EDMA3CC2
- Interrupt generation for transfer completion and error conditions
- Debug visibility
  - Queue watermarking/threshold allows detection of maximum usage of event queues
  - Error and status recording to facilitate debug

**6.4.1 EDMA3 Device-Specific Information**

The EDMA supports two addressing modes: constant addressing and increment addressing mode. Constant addressing mode is applicable to a very limited set of use cases. For most applications, increment mode can be used. On the TCI6636K2H SoC, the EDMA can use constant addressing mode only with the enhanced Viterbi decoder coprocessor (VCP) and the enhanced turbo decoder coprocessor (TCP). Constant addressing mode is not supported by any other peripheral or internal memory in the DSP. Note that increment mode is supported by all peripherals, including VCP and TCP. For more information on these two addressing modes, see the *Enhanced Direct Memory Access 3 (EDMA3) for KeyStone Devices User Guide* in 2.4 [“Related Documentation from Texas Instruments”](#) on page 19.

For the range of memory addresses that includes EDMA3 channel controller (EDMA3CC) control registers and EDMA3 transfer controller (TPTC) control registers see Section 6.1 [“Memory Map Summary”](#) on page 81. For memory offsets and other details on EDMA3CC and TPTC Control Register entries, see the *Enhanced Direct Memory Access 3 (EDMA3) for KeyStone Devices User Guide* in 2.4 [“Related Documentation from Texas Instruments”](#) on page 19.

**6.4.2 EDMA3 Channel Controller Configuration**

[Table 6-32](#) shows the configuration for each of the EDMA3 channel controllers present on the device.

**Table 6-32 EDMA3 Channel Controller Configuration**

Description	EDMA3 CC0	EDMA3 CC1	EDMA3 CC2	EDMA3 CC3	EDMA3 CC4
Number of DMA channels in channel controller	64	64	64	64	64
Number of QDMA channels	8	8	8	8	8
Number of interrupt channels	64	64	64	64	64
Number of PaRAM set entries	512	512	512	512	512
Number of event queues	2	4	4	2	2
Number of transfer controllers	2	4	4	2	2
Memory protection existence	Yes	Yes	Yes	Yes	Yes
Number of memory protection and shadow regions	8	8	8	8	8
<b>End of Table 6-32</b>					



### 6.4.3 EDMA3 Transfer Controller Configuration

Each transfer controller on the device is designed differently based on considerations like performance requirements, system topology (like main TeraNet bus width, external memory bus width), etc. The parameters that determine the transfer controller configurations are:

- **FIFOSIZE:** Determines the size in bytes for the data FIFO that is the temporary buffer for the in-flight data. The data FIFO is where the read return data read by the TC read controller from the source endpoint is stored and subsequently written out to the destination endpoint by the TC write controller.
- **BUSWIDTH:** The width of the read and write data buses in bytes, for the TC read and write controller, respectively. This is typically equal to the bus width of the main TeraNet interface.
- **Default Burst Size (DBS):** The DBS is the maximum number of bytes per read/write command issued by a transfer controller.
- **DSTREGDEPTH:** This determines the number of destination FIFO register sets. The number of destination FIFO register sets for a transfer controller determines the maximum number of outstanding transfer requests.

All four parameters listed above are fixed by the design of the device.

Table 6-33 shows the configuration of each of the EDMA3 transfer controllers present on the device.

**Table 6-33 EDMA3 Transfer Controller Configuration**

Parameter	EDMA3 CC0/CC4		EDMA3 CC1				EDMA3 CC2				EDMA3CC3	
	TC0	TC1	TC0	TC1	TC2	TC3	TC0	TC1	TC2	TC3	TC0	TC1
FIFOSIZE	1024 bytes	1024 bytes	1024 bytes	1024 bytes	1024 bytes	1024 bytes	1024 bytes	1024 bytes	1024 bytes	1024 bytes	1024 bytes	1024 bytes
BUSWIDTH	32 bytes	32 bytes	16 bytes	16 bytes	16 bytes	16 bytes	16 bytes	16 bytes	16 bytes	16 bytes	16 bytes	16 bytes
DSTREGDEPTH	4 entries	4 entries	4 entries	4 entries	4 entries	4 entries	4 entries	4 entries	4 entries	4 entries	4 entries	4 entries
DBS	128 bytes	128 bytes	128 bytes	128 bytes	128 bytes	128 bytes	128 bytes	128 bytes	128 bytes	128 bytes	128 bytes	64 bytes
<b>End of Table 6-33</b>												

### 6.4.4 EDMA3 Channel Synchronization Events

The EDMA3 supports up to 64 DMA channels for all EDMA3CC that can be used to service system peripherals and to move data between system memories. DMA channels can be triggered by synchronization events generated by system peripherals. The following tables list the source of the synchronization event associated with each of the EDMA3 EDMA3CC DMA channels. On the TCI6636K2H, the association of each synchronization event and DMA channel is fixed and cannot be reprogrammed.

For more detailed information on the EDMA3 module and how EDMA3 events are enabled, captured, processed, prioritized, linked, chained, and cleared, etc., see the *Enhanced Direct Memory Access 3 (EDMA3) for KeyStone Devices User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.

**Table 6-34 EDMA3CC0 Events for TCI6636K2H (Part 1 of 3)**

Event No.	Event Name	Description
0	TIMER_8_INTL	Timer interrupt low
1	TIMER_8_INTH	Timer interrupt high
2	TIMER_9_INTL	Timer interrupt low
3	TIMER_9_INTH	Timer interrupt high
4	TIMER_10_INTL	Timer interrupt low
5	TIMER_10_INTH	Timer interrupt high
6	TIMER_11_INTL	Timer interrupt low

# TCI6636K2H

## Multicore DSP+ARM KeyStone II System-on-Chip (SoC)



SPRS835F—October 2013

**Table 6-34 EDMA3CC0 Events for TCI6636K2H (Part 2 of 3)**

Event No.	Event Name	Description
7	TIMER_11_INTH	Timer interrupt high
8	CIC_2_OUT66	CIC2 Interrupt Controller output
9	CIC_2_OUT67	CIC2 Interrupt Controller output
10	CIC_2_OUT68	CIC2 Interrupt Controller output
11	CIC_2_OUT69	CIC2 Interrupt Controller output
12	CIC_2_OUT70	CIC2 Interrupt Controller output
13	CIC_2_OUT71	CIC2 Interrupt Controller output
14	CIC_2_OUT72	CIC2 Interrupt Controller output
15	CIC_2_OUT73	CIC2 Interrupt Controller output
16	GPIO_INT8	GPIO interrupt
17	GPIO_INT9	GPIO interrupt
18	GPIO_INT10	GPIO interrupt
19	GPIO_INT11	GPIO interrupt
20	GPIO_INT12	GPIO interrupt
21	GPIO_INT13	GPIO interrupt
22	GPIO_INT14	GPIO interrupt
23	GPIO_INT15	GPIO interrupt
24	TIMER_4_INTL	Timer interrupt low
25	TIMER_4_INTH	Timer interrupt high
26	TIMER_5_INTL	Timer interrupt low
27	TIMER_5_INTH	Timer interrupt high
28	TIMER_6_INTL	Timer interrupt low
29	TIMER_6_INTH	Timer interrupt high
30	TIMER_7_INTL	Timer interrupt low
31	TIMER_7_INTH	Timer interrupt high
32	GPIO_INT0	GPIO interrupt
33	GPIO_INT1	GPIO interrupt
34	GPIO_INT2	GPIO interrupt
35	GPIO_INT3	GPIO interrupt
36	GPIO_INT4	GPIO interrupt
37	GPIO_INT5	GPIO interrupt
38	GPIO_INT6	GPIO interrupt
39	GPIO_INT7	GPIO interrupt
40	TIMER_0_INTL	Timer interrupt low
41	TIMER_0_INTH	Timer interrupt high
42	TIMER_1_INTL	Timer interrupt low
43	TIMER_1_INTH	Timer interrupt high
44	TIMER_2_INTL	Timer interrupt low
45	TIMER_2_INTH	Timer interrupt high
46	TIMER_3_INTL	Timer interrupt low
47	TIMER_3_INTH	Timer interrupt high
48	SRIO_INTDST0	SRIO interrupt
49	SRIO_INTDST1	SRIO interrupt
50	SRIO_INTDST2	SRIO interrupt

**Table 6-34 EDMA3CC0 Events for TCI6636K2H (Part 3 of 3)**

Event No.	Event Name	Description
51	SRIO_INTDST3	SRIO interrupt
52	SRIO_INTDST4	SRIO interrupt
53	SRIO_INTDST5	SRIO interrupt
54	SRIO_INTDST6	SRIO interrupt
55	SRIO_INTDST7	SRIO interrupt
56	AIF_ATEVT0	AIF timer
57	AIF_ATEVT1	AIF timer
58	AIF_ATEVT2	AIF timer
59	AIF_ATEVT3	AIF timer
60	AIF_ATEVT4	AIF timer
61	AIF_ATEVT5	AIF timer
62	AIF_ATEVT6	AIF timer
63	AIF_ATEVT7	AIF timer
<b>End of Table 6-34</b>		

**Table 6-35 EDMA3CC1 Events for TCI6636K2H (Part 1 of 2)**

Event No.	Event Name	Description
0	SPI0_INT0	SPI0 interrupt
1	SPI0_INT1	SPI0 interrupt
2	SPI0_XEVT	SPI0 transmit event
3	SPI0_REVT	SPI0 receive event
4	SEM_INT8	Semaphore interrupt
5	SEM_INT9	Semaphore interrupt
6	GPIO_INT0	GPIO interrupt
7	GPIO_INT1	GPIO interrupt
8	GPIO_INT2	GPIO interrupt
9	GPIO_INT3	GPIO interrupt
10	AIF_ATEVT0	AIF Timer event
11	AIF_ATEVT1	AIF Timer event
12	AIF_ATEVT2	AIF Timer event
13	AIF_ATEVT3	AIF Timer event
14	SEM_INT0	Semaphore interrupt
15	SEM_INT1	Semaphore interrupt
16	SEM_INT2	Semaphore interrupt
17	SEM_INT3	Semaphore interrupt
18	SEM_INT4	Semaphore interrupt
19	SEM_INT5	Semaphore interrupt
20	SEM_INT6	Semaphore interrupt
21	SEM_INT7	Semaphore interrupt
22	TIMER_8_INTL	Timer interrupt low
23	TIMER_8_INTH	Timer interrupt high
24	TIMER_9_INTL	Timer interrupt low
25	TIMER_9_INTH	Timer interrupt high

**Table 6-35 EDMA3CC1 Events for TCI6636K2H (Part 2 of 2)**

Event No.	Event Name	Description
26	TIMER_10_INTL	Timer interrupt low
27	TIMER_10_INTH	Timer interrupt high
28	TIMER_11_INTL	Timer interrupt low
29	TIMER_11_INTH	Timer interrupt high
30	TIMER_12_INTL	Timer interrupt low
31	TIMER_12_INTH	Timer interrupt high
32	TIMER_13_INTL	Timer interrupt low
33	TIMER_13_INTH	Timer interrupt high
34	TIMER_14_INTL	Timer interrupt low
35	TIMER_14_INTH	Timer interrupt high
36	TIMER_15_INTL	Timer interrupt low
37	TIMER_15_INTH	Timer interrupt high
38	SEM_INT10	Semaphore interrupt
39	SEM_INT11	Semaphore interrupt
40	SEM_INT12	Semaphore interrupt
41	SEM_INT13	Semaphore interrupt
42	CIC_2_OUT0	CIC2 Interrupt Controller output
43	CIC_2_OUT1	CIC2 Interrupt Controller output
44	CIC_2_OUT2	CIC2 Interrupt Controller output
45	CIC_2_OUT3	CIC2 Interrupt Controller output
46	CIC_2_OUT4	CIC2 Interrupt Controller output
47	CIC_2_OUT5	CIC2 Interrupt Controller output
48	CIC_2_OUT6	CIC2 Interrupt Controller output
49	CIC_2_OUT7	CIC2 Interrupt Controller output
50	CIC_2_OUT8	CIC2 Interrupt Controller output
51	AIF_ATEVT4	AIF Timer event
52	AIF_ATEVT5	AIF Timer event
53	I2C_0_REVT	I2C0 receive
54	I2C_0_XEVT	I2C0 transmit
55	CIC_2_OUT13	CIC2 Interrupt Controller output
56	CIC_2_OUT14	CIC2 Interrupt Controller output
57	CIC_2_OUT15	CIC2 Interrupt Controller output
58	CIC_2_OUT16	CIC2 Interrupt Controller output
59	CIC_2_OUT17	CIC2 Interrupt Controller output
60	CIC_2_OUT18	CIC2 Interrupt Controller output
61	CIC_2_OUT19	CIC2 Interrupt Controller output
62	USIM_RREQ	USIM read DMA event
63	USIM_WREQ	USIM write DMA event
<b>End of Table 6-35</b>		

**Table 6-36 EDMA3CC2 Events for TCI6636K2H (Part 1 of 2)**

Event No.	Event Name	Description
0	TAC_DEVT2	TAC debug
1	TAC_DEVT3	TAC debug
2	TAC_DEVT4	TAC debug
3	TAC_DEVT5	TAC debug
4	AIF_ATEVT4	AIF timer
5	AIF_ATEVT5	AIF timer
6	TETB_FULLINT4	TETB4 is full
7	TETB_HFULLINT4	TETB4 is half full
8	TETB_FULLINT5	TETB5 is full
9	TETB_HFULLINT5	TETB5 is half full
10	TETB_FULLINT6	TETB6 is full
11	TETB_HFULLINT6	TETB6 is half full
12	TETB_FULLINT7	TETB7 is full
13	TETB_HFULLINT7	TETB7 is half full
14	SRIO_INTDST0	SRIO interrupt
15	SRIO_INTDST1	SRIO interrupt
16	SRIO_INTDST2	SRIO interrupt
17	SRIO_INTDST3	SRIO interrupt
18	SRIO_INTDST4	SRIO interrupt
19	SRIO_INTDST5	SRIO interrupt
20	SRIO_INTDST6	SRIO interrupt
21	SRIO_INTDST7	SRIO interrupt
22	AIF_ATEVT6	AIF timer
23	AIF_ATEVT7	AIF timer
24	TAC_DEVT0	TAC debug
25	TAC_DEVT1	TAC debug
26	GPIO_INT0	GPIO interrupt
27	GPIO_INT1	GPIO interrupt
28	GPIO_INT2	GPIO interrupt
29	GPIO_INT3	GPIO interrupt
30	GPIO_INT4	GPIO interrupt
31	GPIO_INT5	GPIO interrupt
32	GPIO_INT6	GPIO interrupt
33	GPIO_INT7	GPIO interrupt
34	TCP3D_0_REVT0	TCP3d event
35	TCP3D_0_REVT1	TCP3d event
36	TCP3D_1_REVT0	TCP3d event
37	TCP3D_1_REVT1	TCP3d event
38	CIC_2_OUT48	CIC2 Interrupt Controller output
39	TAC_INT	TAC interrupt
40	UART_0_URXEVT	UART0 receive event
41	UART_0_UTXEVT	UART0 transmit event
42	CIC_2_OUT22	CIC2 Interrupt Controller output

# TCI6636K2H

## Multicore DSP+ARM KeyStone II System-on-Chip (SoC)



SPRS835F—October 2013

**Table 6-36 EDMA3CC2 Events for TCI6636K2H (Part 2 of 2)**

Event No.	Event Name	Description
43	CIC_2_OUT23	CIC2 Interrupt Controller output
44	CIC_2_OUT24	CIC2 Interrupt Controller output
45	CIC_2_OUT25	CIC2 Interrupt Controller output
46	CIC_2_OUT26	CIC2 Interrupt Controller output
47	CIC_2_OUT27	CIC2 Interrupt Controller output
48	CIC_2_OUT28	CIC2 Interrupt Controller output
49	SPI_0_XEVT	SPI0 transmit event
50	SPI_0_REVT	SPI0 receive event
51	VCP2_0_REVT0	VCP receive event
52	VCP2_0_XEVT0	VCP transmit event
53	VCP2_0_REVT1	VCP receive event
54	VCP2_0_XEVT1	VCP transmit event
55	VCP2_0_REVT2	VCP receive event
56	VCP2_0_XEVT2	VCP transmit event
57	VCP2_0_REVT3	VCP receive event
58	VCP2_0_XEVT3	VCP transmit event
59	RAC_0_INT	RAC interrupt
60	RAC_1_INT	RAC interrupt
61	Reserved	Reserved
62	Reserved	Reserved
63	BCP_INT0	BCP interrupt
<b>End of Table 6-36</b>		

**Table 6-37 EDMA3CC3 Events for TCI6636K2H (Part 1 of 3)**

Event No.	Event Name	Description
0	SPI_2_INT0	SPI2 interrupt
1	SPI_2_INT1	SPI2 interrupt
2	SPI_2_XEVT	SPI2 transmit event
3	SPI_2_REVT	SPI2 receive event
4	I2C_2_REVT	I2C2 receive
5	I2C_2_XEVT	I2C2 transmit
6	UART_1_URXEVT	UART1 receive event
7	UART_1_UTXEVT	UART1 transmit event
8	SPI_1_INT0	SPI1 interrupt
9	SPI_1_INT1	SPI1 interrupt
10	SPI_1_XEVT	SPI1 transmit event
11	SPI_1_REVT	SPI1 receive event
12	I2C_0_REVT	I2C0 receive
13	I2C_0_XEVT	I2C0 transmit
14	I2C_1_REVT	I2C1 receive
15	I2C_1_XEVT	I2C1 transmit
16	SRIO_INTDST0	SRIO interrupt
17	SRIO_INTDST1	SRIO interrupt

**Table 6-37 EDMA3CC3 Events for TCI6636K2H (Part 2 of 3)**

Event No.	Event Name	Description
18	SRIO_INTDST2	SRIO interrupt
19	SRIO_INTDST3	SRIO interrupt
20	SRIO_INTDST4	SRIO interrupt
21	SRIO_INTDST5	SRIO interrupt
22	SRIO_INTDST6	SRIO interrupt
23	SRIO_INTDST7	SRIO interrupt
24	TCP3D_0_REVT0	TCP3d event
25	TCP3D_0_REVT1	TCP3d event
26	TCP3D_1_REVT0	TCP3d event
27	TCP3D_1_REVT1	TCP3d event
28	Reserved	Reserved
29	Reserved	Reserved
30	Reserved	Reserved
31	Reserved	Reserved
32	TETB_FULLINT0	TETB0 is full
33	TETB_HFULLINT0	TETB0 is half full
34	TETB_FULLINT1	TETB1 is full
35	TETB_HFULLINT1	TETB1 is half full
36	TETB_FULLINT2	TETB2 is full
37	TETB_HFULLINT2	TETB2 is half full
38	TETB_FULLINT3	TETB3 is full
39	TETB_HFULLINT3	TETB3 is half full
40	VCP2_0_REVT0	VCP event
41	VCP2_0_XEVT0	VCP event
42	VCP2_0_REVT1	VCP event
43	VCP2_0_XEVT1	VCP event
44	VCP2_0_REVT2	VCP event
45	VCP2_0_XEVT2	VCP event
46	VCP2_0_REVT3	VCP event
47	VCP2_0_XEVT3	VCP event
48	VCP2_1_REVT0	VCP event
49	VCP2_1_XEVT0	VCP event
50	VCP2_1_REVT1	VCP event
51	VCP2_1_XEVT1	VCP event
52	VCP2_1_REVT2	VCP event
53	VCP2_1_XEVT2	VCP event
54	VCP2_1_REVT3	VCP event
55	VCP2_1_XEVT3	VCP event
56	CIC_2_OUT57	CIC2 Interrupt Controller output
57	CIC_2_OUT50	CIC2 Interrupt Controller output
58	CIC_2_OUT51	CIC2 Interrupt Controller output
59	CIC_2_OUT52	CIC2 Interrupt Controller output
60	CIC_2_OUT53	CIC2 Interrupt Controller output
61	CIC_2_OUT54	CIC2 Interrupt Controller output

# TCI6636K2H

## Multicore DSP+ARM KeyStone II System-on-Chip (SoC)



SPRS835F—October 2013

**Table 6-37 EDMA3CC3 Events for TCI6636K2H (Part 3 of 3)**

Event No.	Event Name	Description
62	CIC_2_OUT55	CIC2 Interrupt Controller output
63	CIC_2_OUT56	CIC2 Interrupt Controller output
<b>End of Table 6-37</b>		

**Table 6-38 EDMA3CC4 Events for TCI6636K2H (Part 1 of 2)**

Event No.	Event Name	Description
0	GPIO_INT16	GPIO interrupt
1	GPIO_INT17	GPIO interrupt
2	GPIO_INT18	GPIO interrupt
3	GPIO_INT19	GPIO interrupt
4	GPIO_INT20	GPIO interrupt
5	GPIO_INT21	GPIO interrupt
6	GPIO_INT22	GPIO interrupt
7	GPIO_INT23	GPIO interrupt
8	AIF_ATEVT0	AIF timer
9	AIF_ATEVT1	AIF timer
10	AIF_ATEVT2	AIF timer
11	AIF_ATEVT3	AIF timer
12	AIF_ATEVT4	AIF timer
13	AIF_ATEVT5	AIF timer
14	AIF_ATEVT6	AIF timer
15	AIF_ATEVT7	AIF timer
16	AIF_ATEVT16	AIF timer
17	AIF_ATEVT17	AIF timer
18	AIF_ATEVT18	AIF timer
19	AIF_ATEVT19	AIF timer
20	AIF_ATEVT20	AIF timer
21	AIF_ATEVT21	AIF timer
22	AIF_ATEVT22	AIF timer
23	AIF_ATEVT23	AIF timer
24	TIMER_8_INTL	Timer interrupt low
25	TIMER_8_INTH	Timer interrupt high
26	TIMER_14_INTL	Timer interrupt low
27	TIMER_14_INTH	Timer interrupt high
28	TIMER_15_INTL	Timer interrupt low
29	TIMER_15_INTH	Timer interrupt high
30	DBGTBR_DMAINT	Debug trace buffer (TBR) DMA event
31	ARM_TBR_DMA	ARM trace buffer (TBR) DMA event
32	QMSS_QUE_PEND_658	Navigator transmit queue pending event for indicated queue
33	QMSS_QUE_PEND_659	Navigator transmit queue pending event for indicated queue
34	QMSS_QUE_PEND_660	Navigator transmit queue pending event for indicated queue
35	QMSS_QUE_PEND_661	Navigator transmit queue pending event for indicated queue
36	QMSS_QUE_PEND_662	Navigator transmit queue pending event for indicated queue



**Table 6-38 EDMA3CC4 Events for TCI6636K2H (Part 2 of 2)**

Event No.	Event Name	Description
37	QMSS_QUE_PEND_663	Navigator transmit queue pending event for indicated queue
38	QMSS_QUE_PEND_664	Navigator transmit queue pending event for indicated queue
39	QMSS_QUE_PEND_665	Navigator transmit queue pending event for indicated queue
40	QMSS_QUE_PEND_8736	Navigator transmit queue pending event for indicated queue
41	QMSS_QUE_PEND_8737	Navigator transmit queue pending event for indicated queue
42	QMSS_QUE_PEND_8738	Navigator transmit queue pending event for indicated queue
43	QMSS_QUE_PEND_8739	Navigator transmit queue pending event for indicated queue
44	QMSS_QUE_PEND_8740	Navigator transmit queue pending event for indicated queue
45	QMSS_QUE_PEND_8741	Navigator transmit queue pending event for indicated queue
46	QMSS_QUE_PEND_8742	Navigator transmit queue pending event for indicated queue
47	QMSS_QUE_PEND_8743	Navigator transmit queue pending event for indicated queue
48	ARM_NCNTVIRQ3	ARM virtual timer interrupt for core 3
49	ARM_NCNTVIRQ2	ARM virtual timer interrupt for core 2
50	ARM_NCNTVIRQ1	ARM virtual timer interrupt for core 1
51	ARM_NCNTVIRQ0	ARM virtual timer interrupt for core 0
52	ARM_NCNTPNIRQ3	ARM non secure timer interrupt for core 3
53	ARM_NCNTPNIRQ2	ARM non secure timer interrupt for core 2
54	ARM_NCNTPNIRQ1	ARM non secure timer interrupt for core 1
55	ARM_NCNTPNIRQ0	ARM non secure timer interrupt for core 0
56	CIC_2_OUT82	CIC2 Interrupt Controller output
57	CIC_2_OUT83	CIC2 Interrupt Controller output
58	CIC_2_OUT84	CIC2 Interrupt Controller output
59	CIC_2_OUT85	CIC2 Interrupt Controller output
60	CIC_2_OUT86	CIC2 Interrupt Controller output
61	CIC_2_OUT87	CIC2 Interrupt Controller output
62	CIC_2_OUT88	CIC2 Interrupt Controller output
63	CIC_2_OUT89	CIC2 Interrupt Controller output
<b>End of Table 6-38</b>		

## 7 System Interconnect

On the KeyStone II devices, the C66x CorePac, the EDMA3 transfer controllers, and the system peripherals are interconnected through the TeraNets, which are non-blocking switch fabrics enabling fast and contention-free internal data movement. The TeraNets provide low-latency, concurrent data transfers between master peripherals and slave peripherals. The TeraNets also allow for seamless arbitration between the system masters when accessing system slaves.

The ARM CorePac is connected to the MSMC and the debug subsystem directly, and to other masters via the TeraNets. Through the MSMC, the ARM CorePacs can be interconnected to DDR3A and TeraNet 3\_A, which allows the ARM CorePacs to access to the peripheral buses:

- TeraNet 3P\_A for peripheral configuration
- TeraNet 6P\_A for ARM Boot ROM
- TeraNet 3\_C for DDR3B

### 7.1 Internal Buses and Switch Fabrics

The C66x CorePacs, the ARM CorePacs, the EDMA3 traffic controllers, and the various system peripherals can be classified into two categories: masters and slaves.

- **Masters** are capable of initiating read and write transfers in the system and do not rely on the EDMA3 for their data transfers.
- **Slaves** on the other hand rely on the masters to perform transfers to and from them.

Examples of masters include the EDMA3 traffic controllers, SRIO, and network coprocessor packet DMA.

Examples of slaves include the SPI, UART, and I<sup>2</sup>C.

The masters and slaves in the device communicate through the TeraNet (switch fabric). The device contains two types of switch fabric:

- **Data** TeraNet is a high-throughput interconnect mainly used to move data across the system
- **Configuration** TeraNet is mainly used to access peripheral registers


Some peripherals have both a data bus and a configuration bus interface, while others only have one type of interface. Furthermore, the bus interface width and speed varies from peripheral to peripheral.

Note that the data TeraNet also connects to the configuration TeraNet.

## 7.2 Switch Fabric Connections Matrix - Data Space

The figures below show the connections between masters and slaves through various sections of the TeraNet.

Figure 7-1 TeraNet 3\_A-1



**Figure 7-2 TeraNet 3\_A-2**

6636






Figure 7-3 TeraNet 3\_C

6636



**Figure 7-4 TeraNet C66x to SDMA**



The following tables list the master and slave end point connections.

Intersecting cells may contain one of the following:

- **Y** — There is a connection between this master and that slave.
- **-** — There is NO connection between this master and that slave.
- **n** — A numeric value indicates that the path between this master and that slave goes through bridge *n*.

**Table 7-1 Data Space Interconnect -Section 1 (Part 1 of 3)**

Masters	Slaves												
	AEMIF16	BCR_RAC_(0-1)_FEI	BootROM_ARM	BootROM_C66x	CorePac0_SDMA	CorePac1_SDMA	CorePac2_SDMA	CorePac3_SDMA	CorePac4_SDMA	CorePac5_SDMA	CorePac6_SDMA	CorePac7_SDMA	DBG_STM
AIF2	-	42	-	-	Y	Y	Y	Y	Y	Y	Y	Y	-
BCP	11	42	-	-	Y	Y	Y	Y	Y	Y	Y	Y	Y
BCP_DIO(0)	-	-	-	-	Y	Y	Y	Y	Y	Y	Y	Y	-
BCP_DIO(1)	-	-	-	-	Y	Y	Y	Y	Y	Y	Y	Y	-
CorePac0_CFG	-	-	-	-	-	-	-	-	-	-	-	-	-
CorePac1_CFG	-	-	-	-	-	-	-	-	-	-	-	-	-
CorePac2_CFG	-	-	-	-	-	-	-	-	-	-	-	-	-
CorePac3_CFG	-	-	-	-	-	-	-	-	-	-	-	-	-
CorePac4_CFG	-	-	-	-	-	-	-	-	-	-	-	-	-
CorePac5_CFG	-	-	-	-	-	-	-	-	-	-	-	-	-
CorePac6_CFG	-	-	-	-	-	-	-	-	-	-	-	-	-
CorePac7_CFG	-	-	-	-	-	-	-	-	-	-	-	-	-
CPT_BCR_CFG	-	-	-	-	-	-	-	-	-	-	-	-	Y
CPT_CFG	-	-	-	-	-	-	-	-	-	-	-	-	Y
CPT_DDR3A	-	-	-	-	-	-	-	-	-	-	-	-	Y
CPT_DDR3B	-	-	-	-	-	-	-	-	-	-	-	-	Y
CPT_INTC	-	-	-	-	-	-	-	-	-	-	-	-	Y
CPT_L2_(0-7)	-	-	-	-	-	-	-	-	-	-	-	-	Y
CPT_MSMC(0-7)	-	-	-	-	-	-	-	-	-	-	-	-	Y
CPT_QM_CFG1	-	-	-	-	-	-	-	-	-	-	-	-	Y
CPT_QM_CFG2	-	-	-	-	-	-	-	-	-	-	-	-	Y
CPT_QM_M	-	-	-	-	-	-	-	-	-	-	-	-	Y
CPT_RAC_CFG1	-	-	-	-	-	-	-	-	-	-	-	-	Y
CPT_RAC_CFG2	-	-	-	-	-	-	-	-	-	-	-	-	Y
CPT_RAC_FEI	-	-	-	-	-	-	-	-	-	-	-	-	Y
CPT_SM	-	-	-	-	-	-	-	-	-	-	-	-	Y
CPT_SPI_ROM_EMIF16	-	-	-	-	-	-	-	-	-	-	-	-	Y
CPT_TAC_BE	-	-	-	-	-	-	-	-	-	-	-	-	Y
CPT_TPCC(0_4)T	-	-	-	-	-	-	-	-	-	-	-	-	Y
CPT_TPCC(1_2_3)T	-	-	-	-	-	-	-	-	-	-	-	-	Y
DBG_DAP	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
EDMA0_CC_TR	-	-	-	-	-	-	-	-	-	-	-	-	-

**Table 7-1 Data Space Interconnect -Section 1 (Part 2 of 3)**

Masters	Slaves												
	AEMIF16	BCR_RAC_(0-1)_FEI	BootROM_ARM	BootROM_C66x	CorePac0_SDMA	CorePac1_SDMA	CorePac2_SDMA	CorePac3_SDMA	CorePac4_SDMA	CorePac5_SDMA	CorePac6_SDMA	CorePac7_SDMA	DBG_STM
EDMA0_TC0_RD	2,11	-	2,11	2,11	Y	Y	Y	Y	Y	Y	Y	Y	-
EDMA0_TC0_WR	2,11	-	-	-	Y	Y	Y	Y	Y	Y	Y	Y	-
EDMA0_TC1_RD	3,11	-	3,11	3,11	Y	Y	Y	Y	Y	Y	Y	Y	-
EDMA0_TC1_WR	3,11	-	-	-	Y	Y	Y	Y	Y	Y	Y	Y	-
EDMA1_CC_TR	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA1_TC0_RD	11	-	11	11	Y	Y	Y	Y	Y	Y	Y	Y	-
EDMA1_TC0_WR	11	42	-	-	Y	Y	Y	Y	Y	Y	Y	Y	Y
EDMA1_TC1_RD	11	-	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	-
EDMA1_TC1_WR	11	42	-	-	Y	Y	Y	Y	Y	Y	Y	Y	-
EDMA1_TC2_RD	11	-	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	-
EDMA1_TC2_WR	11	42	-	-	Y	Y	Y	Y	Y	Y	Y	Y	-
EDMA1_TC3_RD	11	-	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	-
EDMA1_TC3_WR	11	42	-	-	Y	Y	Y	Y	Y	Y	Y	Y	Y
EDMA2_CC_TR	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA2_TC0_RD	11	-	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	-
EDMA2_TC0_WR	11	42	-	-	Y	Y	Y	Y	Y	Y	Y	Y	Y
EDMA2_TC1_RD	11	-	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	-
EDMA2_TC1_WR	11	42	-	-	Y	Y	Y	Y	Y	Y	Y	Y	-
EDMA2_TC2_RD	11	-	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	-
EDMA2_TC2_WR	11	42	-	-	Y	Y	Y	Y	Y	Y	Y	Y	Y
EDMA2_TC3_RD	11	-	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	-
EDMA2_TC3_WR	11	42	-	-	Y	Y	Y	Y	Y	Y	Y	Y	-
EDMA3_CC_TR	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA3_TC0_RD	11	-	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	-
EDMA3_TC0_WR	11	42	-	-	Y	Y	Y	Y	Y	Y	Y	Y	Y
EDMA3_TC1_RD	11	-	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	-
EDMA3_TC1_WR	11	42	-	-	Y	Y	Y	Y	Y	Y	Y	Y	-
EDMA4_CC_TR	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA4_TC0_RD	2,11	-	2,11	2,11	Y	Y	Y	Y	Y	Y	Y	Y	-
EDMA4_TC0_WR	2,11	-	-	-	Y	Y	Y	Y	Y	Y	Y	Y	-
EDMA4_TC1_RD	3,11	-	3,11	3,11	Y	Y	Y	Y	Y	Y	Y	Y	-
EDMA4_TC1_WR	3,11	-	-	-	Y	Y	Y	Y	Y	Y	Y	Y	-
FFTC_0	11	42	-	-	Y	Y	Y	Y	Y	Y	Y	Y	Y
FFTC_1	11	42	-	-	Y	Y	Y	Y	Y	Y	Y	Y	Y
FFTC_2	11	42	-	-	Y	Y	Y	Y	Y	Y	Y	Y	Y
FFTC_3	11	42	-	-	Y	Y	Y	Y	Y	Y	Y	Y	Y
HyperLink0_Master	11	42	1,11	1,11	Y	Y	Y	Y	Y	Y	Y	Y	-
HyperLink1_Master	11	42	1,11	1,11	Y	Y	Y	Y	Y	Y	Y	Y	-



**Table 7-1 Data Space Interconnect -Section 1 (Part 3 of 3)**

Masters	Slaves												
	AEMIF16	BCR_RAC_(0-1)_FEI	BootROM_ARM	BootROM_C66x	CorePac0_SDMA	CorePac1_SDMA	CorePac2_SDMA	CorePac3_SDMA	CorePac4_SDMA	CorePac5_SDMA	CorePac6_SDMA	CorePac7_SDMA	DBG_STM
MSMC_SYS	11	42	11	11	Y	Y	Y	Y	Y	Y	Y	Y	Y
NETCP	-	-	-	-	Y	Y	Y	Y	Y	Y	Y	Y	-
PCIE	11	42	-	-	Y	Y	Y	Y	Y	Y	Y	Y	Y
QM_Master1	-	-	-	-	Y	Y	Y	Y	Y	Y	Y	Y	-
QM_Master2	-	-	-	-	Y	Y	Y	Y	Y	Y	Y	Y	-
QM_SEC	-	-	-	-	Y	Y	Y	Y	Y	Y	Y	Y	Y
RAC_0_BE0	-	-	-	-	Y	Y	Y	Y	Y	Y	Y	Y	-
RAC_0_BE1	-	-	-	-	Y	Y	Y	Y	Y	Y	Y	Y	-
RAC_1_BE0	-	-	-	-	Y	Y	Y	Y	Y	Y	Y	Y	-
RAC_1_BE1	-	-	-	-	Y	Y	Y	Y	Y	Y	Y	Y	-
SRIO	11	42	-	-	Y	Y	Y	Y	Y	Y	Y	Y	Y
SRIO Packet DMA	11	-	-	-	Y	Y	Y	Y	Y	Y	Y	Y	-
TAC_FEI(0-2)	-	-	-	-	Y	Y	Y	Y	Y	Y	Y	Y	-
USB	-	-	-	-	Y	Y	Y	Y	Y	Y	Y	Y	Y

**End of Table 7-1**

**Table 7-2 Data Space Interconnect - Section 2 (Part 1 of 3)**

Masters	Slaves											
	DDR3B	HyperLink0	HyperLink1	MSMC_SES	MSMC_SMS	PCIE	QM	SPI(0-2)	TAC_BEI	TCP3D_(0-1)_DATA	VCP2_(0-3)_DATA	
AIF2	9	Y	Y	SES_2	SMS_2	-	Y	-	Y	-	-	
BCP	6	Y	Y	SES_0	SMS_0	-	Y	11	Y	Y	Y	
BCP_DIO(0)	5	Y	Y	SES_0	SMS_0	-	Y	-	-	-	-	
BCP_DIO(1)	9	Y	Y	SES_2	SMS_2	-	Y	-	-	-	-	
CorePac0_CFG	-	-	-	-	-	-	-	-	-	-	-	
CorePac1_CFG	-	-	-	-	-	-	-	-	-	-	-	
CorePac2_CFG	-	-	-	-	-	-	-	-	-	-	-	
CorePac3_CFG	-	-	-	-	-	-	-	-	-	-	-	
CorePac4_CFG	-	-	-	-	-	-	-	-	-	-	-	
CorePac5_CFG	-	-	-	-	-	-	-	-	-	-	-	
CorePac6_CFG	-	-	-	-	-	-	-	-	-	-	-	
CorePac7_CFG	-	-	-	-	-	-	-	-	-	-	-	
CPT_BCR_CFG	-	-	-	-	-	-	-	-	-	-	-	
CPT_CFG	-	-	-	-	-	-	-	-	-	-	-	

**Table 7-2 Data Space Interconnect - Section 2 (Part 2 of 3)**

Masters	Slaves										
	DDR3B	HyperLink0	HyperLink1	MSMC_SES	MSMC_SMS	PCIE	QM	SPI(0-2)	TAC_BEI	TCP3D_(0-1)_DATA	VCP2_(0-3)_DATA
CPT_DDR3A	-	-	-	-	-	-	-	-	-	-	-
CPT_DDR3B	-	-	-	-	-	-	-	-	-	-	-
CPT_INTC	-	-	-	-	-	-	-	-	-	-	-
CPT_L2_(0-7)	-	-	-	-	-	-	-	-	-	-	-
CPT_MSMC(0-7)	-	-	-	-	-	-	-	-	-	-	-
CPT_QM_CFG1	-	-	-	-	-	-	-	-	-	-	-
CPT_QM_CFG2	-	-	-	-	-	-	-	-	-	-	-
CPT_QM_M	-	-	-	-	-	-	-	-	-	-	-
CPT_RAC_CFG1	-	-	-	-	-	-	-	-	-	-	-
CPT_RAC_CFG2	-	-	-	-	-	-	-	-	-	-	-
CPT_RAC_FEI	-	-	-	-	-	-	-	-	-	-	-
CPT_SM	-	-	-	-	-	-	-	-	-	-	-
CPT_SPI_ROM_EMIF16	-	-	-	-	-	-	-	-	-	-	-
CPT_TAC_BE	-	-	-	-	-	-	-	-	-	-	-
CPT_TPCC(0_4)T	-	-	-	-	-	-	-	-	-	-	-
CPT_TPCC(1_2_3)T	-	-	-	-	-	-	-	-	-	-	-
DBG_DAP	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
EDMA0_CC_TR	-	-	-	-	-	-	-	-	-	-	-
EDMA0_TC0_RD	Y	Y	Y	SES_0	SMS_0	Y	Y	2,11	-	-	-
EDMA0_TC0_WR	Y	Y	Y	SES_0	SMS_0	Y	Y	2,11	-	-	-
EDMA0_TC1_RD	Y	Y	Y	SES_1	SMS_1	Y	-	3,11	-	-	-
EDMA0_TC1_WR	Y	Y	Y	SES_1	SMS_1	Y	-	3,11	-	-	-
EDMA1_CC_TR	-	-	-	-	-	-	-	-	-	-	-
EDMA1_TC0_RD	5	Y	Y	SES_0	SMS_0	Y	Y	11	Y	Y	Y
EDMA1_TC0_WR	5	Y	Y	SES_0	SMS_0	Y	Y	11	Y	Y	Y
EDMA1_TC1_RD	6	Y	Y	SES_1	SMS_1	Y	Y	11	Y	Y	Y
EDMA1_TC1_WR	6	Y	Y	SES_1	SMS_1	Y	Y	11	Y	Y	Y
EDMA1_TC2_RD	7	Y	Y	SES_1	SMS_1	Y	-	11	Y	Y	Y
EDMA1_TC2_WR	7	Y	Y	SES_1	SMS_1	Y	-	11	Y	Y	Y
EDMA1_TC3_RD	8	Y	Y	SES_1	SMS_1	Y	-	11	Y	Y	Y
EDMA1_TC3_WR	8	Y	Y	SES_1	SMS_1	Y	-	11	Y	Y	Y
EDMA2_CC_TR	-	-	-	-	-	-	-	-	-	-	-
EDMA2_TC0_RD	9	Y	Y	SES_2	SMS_2	Y	Y	11	Y	Y	Y
EDMA2_TC0_WR	9	Y	Y	SES_2	SMS_2	Y	Y	11	Y	Y	Y
EDMA2_TC1_RD	10	Y	Y	SES_2	SMS_2	Y	Y	11	Y	Y	Y
EDMA2_TC1_WR	10	Y	Y	SES_2	SMS_2	Y	Y	11	Y	Y	Y
EDMA2_TC2_RD	5	Y	Y	SES_0	SMS_0	Y	-	11	Y	Y	Y
EDMA2_TC2_WR	5	Y	Y	SES_0	SMS_0	Y	-	11	Y	Y	Y

**Table 7-2 Data Space Interconnect - Section 2 (Part 3 of 3)**


Masters	Slaves										
	DDR3B	HyperLink0	HyperLink1	MSMC_SES	MSMC_SMS	PCIE	QM	SPI(0-2)	TAC_BEI	TCP3D_(0-1)_DATA	VCP2_(0-3)_DATA
EDMA2_TC3_RD	6	Y	Y	SES_0	SMS_0	Y	-	11	Y	Y	Y
EDMA2_TC3_WR	6	Y	Y	SES_0	SMS_0	Y	-	11	Y	Y	Y
EDMA3_CC_TR	-	-	-	-	-	-	-	-	-	-	-
EDMA3_TC0_RD	7	Y	Y	SES_1	SMS_1	Y	Y	11	Y	Y	Y
EDMA3_TC0_WR	7	Y	Y	SES_1	SMS_1	Y	Y	11	Y	Y	Y
EDMA3_TC1_RD	8	Y	Y	SES_1	SMS_1	Y	-	11	Y	Y	Y
EDMA3_TC1_WR	8	Y	Y	SES_1	SMS_1	Y	-	11	Y	Y	Y
EDMA4_CC_TR	-	-	-	-	-	-	-	-	-	-	-
EDMA4_TC0_RD	Y	Y	Y	SES_1	SMS_1	Y	Y	2,11	-	-	-
EDMA4_TC0_WR	Y	Y	Y	SES_1	SMS_1	Y	Y	2,11	-	-	-
EDMA4_TC1_RD	Y	Y	Y	SES_1	SMS_1	Y	-	3,11	-	-	-
EDMA4_TC1_WR	Y	Y	Y	SES_1	SMS_1	Y	-	3,11	-	-	-
FFTC_0	7	Y	Y	SES_1	SMS_1	-	Y	11	11	Y	Y
FFTC_1	8	Y	Y	SES_1	SMS_1	-	Y	11	11	Y	Y
FFTC_2	9	Y	Y	SES_2	SMS_2	-	Y	11	11	Y	Y
FFTC_3	5	Y	Y	SES_2	SMS_2	-	Y	11	11	Y	Y
HyperLink0_Master	Y	-	-	Y	Y	Y	Y	Y	Y	Y	Y
HyperLink1_Master	Y	-	-	Y	Y	Y	Y	Y	Y	Y	Y
MSMC_SYS	Y	Y	Y	-	-	Y	Y	11	Y	Y	Y
NETCP	7	-	-	SES_1	SMS_1	Y	Y	-	-	-	-
PCIE	10	10	10	SES_2	SMS_2	-	Y	11	Y	Y	Y
QM_Master1	5	Y	Y	SES_0	SMS_0	-	Y	-	-	Y	-
QM_Master2	8	Y	Y	SES_1	SMS_1	-	Y	-	-	Y	-
QM_SEC	Y	Y	Y	SES_2	SMS_2	-	-	-	-	-	-
RAC_0_BE0	Y	Y	Y	-	-	-	-	-	-	-	-
RAC_0_BE1	Y	Y	Y	SES_2	SMS_2	-	3	-	-	-	-
RAC_1_BE0	Y	Y	Y	SES_0	SMS_0	-	-	-	-	-	-
RAC_1_BE1	Y	Y	Y	SES_2	SMS_2	-	3	-	-	-	-
SRIO	9	Y	Y	SES_2	SMS_2	-	Y	11	Y	Y	Y
SRIO Packet DMA	9	-	-	SES_2	SMS_2	-	Y	-	-	-	-
TAC_FEI(0-2)	10	Y	Y	SES_2	SMS_2	-	-	-	-	-	-
USB	5	Y	Y	SES_0	SMS_0	-	Y	-	-	-	-

**End of Table 7-2**

### 7.3 Switch Fabric Connections Matrix - Configuration Space


The figures below show the connections between masters and slaves through various sections of the TeraNet.

Figure 7-5 TeraNet 3P\_A




6636

Figure 7-6 TeraNet 3P\_B



6636


**Figure 7-7 TeraNet 6P\_B**



6636

Figure 7-8 TeraNet 3P\_Tracer

6636



The following tables list the master and slave end point connections.

Intersecting cells may contain one of the following:

- **Y** — There is a connection between this master and that slave.
- **-** — There is NO connection between this master and that slave.
- **n** — A numeric value indicates that the path between this master and that slave goes through bridge *n*.

**Table 7-3 Configuration Space Interconnect - Section 1 (Part 1 of 2)**

Masters	Slaves																											
	ADTF(0-7)_CFG	AIF2_CFG	AIF2_SERDES_B4_CFG	AIF2_SERDES_B8_CFG	ARM_CFG	BCP_CFG	BCR_CFG	BOOTCFG_CFG	CP_INTC_CFG	CPT_BCR_CFG_CFG	CPT_CFG_CFG	CPT_DDR3A_CFG	CPT_DDR3B_CFG	CPT_INTC(0-2)_CFG	CPT_L2_(0-7)_CFG	CPT_MSMC(0-7)_CFG	CPT_QM_CFG1_CFG	CPT_QM_CFG2_CFG	CPT_QM_M_CFG	CPT_RAC_CFG1_CFG	CPT_RAC_CFG2_CFG	CPT_RAC_FEI_CFG	CPT_SM_CFG	CPT_SPI_ROM_EMIF16_CFG	CPT_TAC_BE_CFG	CPT_TPCC0_4_CFG	CPT_TPCC1_2_3_CFG	
AIF2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
BCP Packet DMA	12	12	12	12	12	-	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
BCP_DIO(0-1)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
CorePac0_CFG	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
CorePac1_CFG	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
CorePac2_CFG	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
CorePac3_CFG	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
CorePac4_CFG	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
CorePac5_CFG	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
CorePac6_CFG	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
CorePac7_CFG	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
DBG_DAP	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
EDMA0_CC_TR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA0_TC0_RD	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA0_TC0_WR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA0_TC1_RD	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA0_TC1_WR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA1_CC_TR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA1_TC0_RD	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
EDMA1_TC0_WR	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
EDMA1_TC1_RD	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA1_TC1_WR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA1_TC2_RD	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA1_TC2_WR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA1_TC3_RD	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
EDMA1_TC3_WR	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
EDMA2_CC_TR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA2_TC0_RD	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
EDMA2_TC0_WR	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
EDMA2_TC1_RD	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-



Table 7-3 Configuration Space Interconnect - Section 1 (Part 2 of 2)

Masters	Slaves																											
	ADTF(0-7)_CFG	AIF2_CFG	AIF2_SERDES_B4_CFG	AIF2_SERDES_B8_CFG	ARM_CFG	BCP_CFG	BCR_CFG	BOOTCFG_CFG	CP_INTC_CFG	CPT_BCR_CFG_CFG	CPT_CFG_CFG	CPT_DDR3A_CFG	CPT_DDR3B_CFG	CPT_INTC(0-2)_CFG	CPT_L2(0-7)_CFG	CPT_MSMC(0-7)_CFG	CPT_QM_CFG1_CFG	CPT_QM_CFG2_CFG	CPT_QM_M_CFG	CPT_RAC_CFG1_CFG	CPT_RAC_CFG2_CFG	CPT_RAC_FEI_CFG	CPT_SM_CFG	CPT_SPI_ROM_EMIF16_CFG	CPT_TAC_BE_CFG	CPT_TPCC0_4_CFG	CPT_TPCC1_2_3_CFG	
EDMA2_TC1_WR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA2_TC2_RD	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
EDMA2_TC2_WR	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
EDMA2_TC3_RD	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA2_TC3_WR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA3_CC_TR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA3_TC0_RD	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13
EDMA3_TC0_WR	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13
EDMA3_TC1_RD	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA3_TC1_WR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA4_CC_TR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA4_TC0_RD	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA4_TC0_WR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA4_TC1_RD	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA4_TC1_WR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
FFTC_0	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
FFTC_1	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
FFTC_2	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
FFTC_3	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
HyperLink0_Master	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
HyperLink1_Master	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
MSMC_SYS	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
NETCP	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
PCIE	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
QM_Master1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
QM_Master2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
QM_SEC	-	-	-	-	12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RAC_(0-1)_BE0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RAC_(0-1)_BE1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
SRIO	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14
SRIO Packet DMA	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
TAC_FEI_(0-2)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
USB	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
<b>End of Table 7-3</b>																												

**Table 7-4 Configuration Space Interconnect -Section 2 (Part 1 of 2)**

Masters	Slaves																												
	DBG_CFG	DBG_TBR_SYS	DDR3A_PHY_CFG	DDR3B_PHY_CFG	EDMA0_CC_CFG	EDMA0_TC(0-1)_CFG	EDMA1_CC_CFG	EDMA1_TC(0-3)_CFG	EDMA2_CC_CFG	EDMA2_TC(0-3)_CFG	EDMA3_CC_CFG	EDMA3_TC(0-1)_CFG	EDMA4_CC_CFG	EDMA4_TC(0-1)_CFG	FFTC_(0-3)_CFG	GIC_CFG	GPIO_CFG	HYPERLINK0_SERDES_CFG	HYPERLINK1_SERDES_CFG	I <sup>2</sup> C(0-2)_CFG	MPU(0-14)_CFG	NETCP_CFG	NETCP_SERDES_CFG	OTP_CFG	PCIE_SERDES_CFG	PLL_CTL_CFG	PSC_CFG	QM_CFG1	
AIF2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
BCP Packet DMA	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	-	12	12	12	12	12	12	12	12	12	12	12	12	12
BCP_DIO(0-1)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
CorePac0_CFG	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	-	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
CorePac1_CFG	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	-	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
CorePac2_CFG	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	-	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
CorePac3_CFG	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	-	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
CorePac4_CFG	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	-	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
CorePac5_CFG	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	-	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
CorePac6_CFG	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	-	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
CorePac7_CFG	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	-	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
DBG_DAP	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
EDMA0_CC_TR	-	-	-	-	-	Y	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA0_TC0_RD	-	12	-	-	12	12	12	12	12	12	12	12	12	12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA0_TC0_WR	-	-	-	-	12	12	12	12	12	12	12	12	12	12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA0_TC1_RD	-	12	-	-	12	12	12	12	12	12	12	12	12	12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA0_TC1_WR	-	-	-	-	12	12	12	12	12	12	12	12	12	12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA1_CC_TR	-	-	-	-	-	-	Y	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA1_TC0_RD	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
EDMA1_TC0_WR	12	-	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
EDMA1_TC1_RD	-	-	-	-	13	13	13	13	13	13	13	13	13	13	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA1_TC1_WR	-	-	-	-	13	13	13	13	13	13	13	13	13	13	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA1_TC2_RD	-	-	-	-	14	14	14	14	14	14	14	14	14	14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA1_TC2_WR	-	-	-	-	14	14	14	14	14	14	14	14	14	14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA1_TC3_RD	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
EDMA1_TC3_WR	12	-	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
EDMA2_CC_TR	-	-	-	-	-	-	-	-	-	Y	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA2_TC0_RD	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
EDMA2_TC0_WR	12	-	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
EDMA2_TC1_RD	-	-	-	-	13	13	13	13	13	13	13	13	13	13	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA2_TC1_WR	-	-	-	-	13	13	13	13	13	13	13	13	13	13	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA2_TC2_RD	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
EDMA2_TC2_WR	12	-	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
EDMA2_TC3_RD	-	-	-	-	14	14	14	14	14	14	14	14	14	14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA2_TC3_WR	-	-	-	-	14	14	14	14	14	14	14	14	14	14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA3_CC_TR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

**Table 7-4 Configuration Space Interconnect -Section 2 (Part 2 of 2)**

Masters	Slaves																												
	DBG_CFG	DBG_TBR_SYS	DDR3A_PHY_CFG	DDR3B_PHY_CFG	EDMA0_CC_CFG	EDMA0_TC(0-1)_CFG	EDMA1_CC_CFG	EDMA1_TC(0-3)_CFG	EDMA2_CC_CFG	EDMA2_TC(0-3)_CFG	EDMA3_CC_CFG	EDMA3_TC(0-1)_CFG	EDMA4_CC_CFG	EDMA4_TC(0-1)_CFG	FFTC_(0-3)_CFG	GIC_CFG	GPIO_CFG	HYPERLINK0_SERDES_CFG	HYPERLINK1_SERDES_CFG	I <sup>2</sup> C(0-2)_CFG	MPU(0-14)_CFG	NETCP_CFG	NETCP_SERDES_CFG	OTP_CFG	PCIE_SERDES_CFG	PLL_CTL_CFG	PSC_CFG	QM_CFG1	
EDMA3_TC0_RD	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13
EDMA3_TC0_WR	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13
EDMA3_TC1_RD	-	14	-	-	14	14	14	14	14	14	14	14	14	14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
EDMA3_TC1_WR	-	-	-	-	14	14	14	14	14	14	14	14	14	14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
EDMA4_CC_TR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
EDMA4_TC0_RD	-	12	-	-	12	12	12	12	12	12	12	12	12	12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
EDMA4_TC0_WR	-	-	-	-	12	12	12	12	12	12	12	12	12	12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
EDMA4_TC1_RD	-	12	-	-	12	12	12	12	12	12	12	12	12	12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
EDMA4_TC1_WR	-	-	-	-	12	12	12	12	12	12	12	12	12	12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
FFTC_0	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	
FFTC_1	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	
FFTC_2	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	
FFTC_3	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	
HyperLink0_Master	12	-	12	12	12	12	12	12	12	12	12	12	12	12	12	-	12	12	12	12	12	12	12	12	12	12	12	12	
HyperLink1_Master	12	-	12	12	12	12	12	12	12	12	12	12	12	12	12	-	12	12	12	12	12	12	12	12	12	12	12	12	
MSMC_SYS	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	
NETCP	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
PCIE	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	-	12	12	12	12	12	12	12	12	12	12	12	12	
QM_Master1	-	-	-	-	12	-	12	-	12	-	12	-	12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
QM_Master2	-	-	-	-	12	-	12	-	12	-	12	-	12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
QM_SEC	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	12	-	-	-	-	-	-	
RAC_(0-1)_BE0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
RAC_(0-1)_BE1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
SRIO	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	-	14	14	14	14	14	14	14	14	14	14	14	14	
SRIO Packet DMA	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
TAC_FEL_(0-2)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
USB	-	12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	

**End of Table 7-4**

**Table 7-5 Configuration Space Interconnect - Section 3 (Part 1 of 2)**

Masters	Slaves																							
	QM_CFG2	RAC_(0-1)_CFG	SEC_MGR_CFG	SM_CFG	SR_CFG(0-1)	SRIO_CFG	SRIO_SERDES_CFG	TAC_CFG	TBR_SYS_ARM	TCP3D_(0-1)_CFG	TETB0_CFG	TETB1_CFG	TETB2_CFG	TETB3_CFG	TETB4_CFG	TETB5_CFG	TETB6_CFG	TETB7_CFG	TIMER(0-19)_CFG	UART(0-1)_CFG	USB_MMR_CFG	USB_PHY_CFG	USIM_CFG	VCP2_(0-3)_CFG
AIF2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
BCP Packet DMA	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
BCP_DIO(0-1)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
CorePac0_CFG	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
CorePac1_CFG	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
CorePac2_CFG	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
CorePac3_CFG	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
CorePac4_CFG	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
CorePac5_CFG	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
CorePac6_CFG	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
CorePac7_CFG	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
DBG_DAP	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
EDMA0_CC_TR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA0_TC0_RD	-	-	-	-	-	-	-	-	-	-	-	-	-	-	12	12	-	-	-	-	-	-	-	-
EDMA0_TC0_WR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA0_TC1_RD	-	-	-	-	-	-	-	-	-	-	-	-	-	-	12	12	-	-	-	-	-	-	-	-
EDMA0_TC1_WR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA1_CC_TR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA1_TC0_RD	12	12	12	-	12	12	12	12	12	12	-	-	-	-	12	12	-	-	12	12	12	12	12	12
EDMA1_TC0_WR	12	12	12	-	12	12	12	12	12	12	-	-	-	-	-	-	-	-	12	12	12	12	12	12
EDMA1_TC1_RD	-	-	-	-	-	-	-	-	-	-	13	13	-	-	-	-	13	-	-	-	-	-	-	-
EDMA1_TC1_WR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA1_TC2_RD	-	-	-	-	-	-	-	-	-	-	-	-	14	14	-	-	-	14	-	-	-	-	-	-
EDMA1_TC2_WR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA1_TC3_RD	12	12	12	-	12	12	12	12	12	12	-	-	-	-	12	12	-	-	12	12	12	12	12	12
EDMA1_TC3_WR	12	12	12	-	12	12	12	12	12	12	-	-	-	-	-	-	-	-	12	12	12	12	12	12
EDMA2_CC_TR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA2_TC0_RD	12	12	12	-	12	12	12	12	12	12	-	-	-	-	Y	Y	-	-	12	12	12	12	12	12
EDMA2_TC0_WR	12	12	12	-	12	12	12	12	12	12	-	-	-	-	-	-	-	-	12	12	12	12	12	12
EDMA2_TC1_RD	-	-	-	-	-	-	-	-	-	-	13	13	-	-	-	-	13	-	-	-	-	-	-	-
EDMA2_TC1_WR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA2_TC2_RD	12	12	12	-	12	12	12	12	12	12	-	-	-	-	12	12	-	-	12	12	12	12	12	12
EDMA2_TC2_WR	12	12	12	-	12	12	12	12	12	12	-	-	-	-	-	-	-	-	12	12	12	12	12	12
EDMA2_TC3_RD	-	-	-	-	-	-	-	-	-	-	-	-	14	14	-	-	-	14	-	-	-	-	-	-
EDMA2_TC3_WR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA3_CC_TR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA3_TC0_RD	13	13	13	-	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13	13
EDMA3_TC0_WR	13	13	13	-	13	13	13	13	13	13	-	-	-	-	-	-	-	-	13	13	13	13	13	13

**Table 7-5 Configuration Space Interconnect - Section 3 (Part 2 of 2)**

Masters	Slaves																								
	QM_CFG2	RAC_(0-1)_CFG	SEC_MGR_CFG	SM_CFG	SR_CFG(0-1)	SRIO_CFG	SRIO_SERDES_CFG	TAC_CFG	TBR_SYS_ARM	TCP3D_(0-1)_CFG	TETB0_CFG	TETB1_CFG	TETB2_CFG	TETB3_CFG	TETB4_CFG	TETB5_CFG	TETB6_CFG	TETB7_CFG	TIMER(0-19)_CFG	UART(0-1)_CFG	USB_MMR_CFG	USB_PHY_CFG	USIM_CFG	VCP2_(0-3)_CFG	
EDMA3_TC1_RD	-	-	-	-	-	-	-	-	-	-	14	14	14	14	14	14	14	14	-	-	-	-	-	-	
EDMA3_TC1_WR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA4_CC_TR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA4_TC0_RD	-	-	-	-	-	-	-	-	12	-	-	-	-	-	12	12	-	-	-	-	-	-	-	-	-
EDMA4_TC0_WR	-	-	-	-	-	-	-	-	12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
EDMA4_TC1_RD	-	-	-	-	-	-	-	-	12	-	-	-	-	-	12	12	-	-	-	-	-	-	-	-	-
EDMA4_TC1_WR	-	-	-	-	-	-	-	-	12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
FFTC_0	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
FFTC_1	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
FFTC_2	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
FFTC_3	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
HyperLink0_Master	12	12	12	12	12	12	12	12	12	12	-	-	-	-	-	-	-	-	12	12	12	12	12	12	12
HyperLink1_Master	12	12	12	12	12	12	12	12	12	12	-	-	-	-	-	-	-	-	12	12	12	12	12	12	12
MSMC_SYS	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
NETCP	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
PCIE	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12
QM_Master1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
QM_Master2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
QM_SEC	-	-	-	-	-	-	-	-	12	-	-	-	-	-	-	-	-	-	-	-	12	-	-	-	-
RAC_(0-1)_BE0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RAC_(0-1)_BE1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
SRIO	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14
SRIO Packet DMA	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
TAC_FEI_(0-2)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
USB	-	-	-	-	-	-	-	-	12	-	12	12	12	12	12	12	12	12	-	-	-	-	-	-	-
<b>End of Table 7-5</b>																									

## 7.4 Bus Priorities

The priority level of all master peripheral traffic is defined at the TeraNet boundary. User-programmable priority registers allow software configuration of the data traffic through the TeraNet. Note that a lower number means higher priority — PRI = 000b = urgent, PRI = 111b = low.

All other masters provide their priority directly and do not need a default priority setting. Examples include the C66x CorePacs, whose priorities are set through software in the UMC control registers. All the Packet DMA-based peripherals also have internal registers to define the priority level of their initiated transactions.

The Packet DMA secondary port is one master port that does not have priority allocation register inside the Multicore Navigator. The priority level for transaction from this master port is described by the QM\_PRIORITY bit field in the CHIP\_MISC\_CTL0 register shown in [Figure 8-34](#) and [Table 8-52](#).

For all other modules, see the respective User Guides in [2.4 “Related Documentation from Texas Instruments”](#) on page 19 for programmable priority registers.

## 8 Device Boot and Configuration

### 8.1 Device Boot

#### 8.1.1 Boot Sequence

The boot sequence is a process by which the internal memory is loaded with program and data sections. The boot sequence is started automatically after each **power-on reset or warm reset**.

The TCI6636K2H supports **several boot processes** that begins execution at the ROM base address, which contains the bootloader code necessary to support various device **boot modes**. The boot processes are software-driven and use the BOOTMODE[15:0] device configuration inputs to determine the software configuration that must be completed. For more details on boot sequence see the Bootloader User Guide in [2.4 “Related Documentation from Texas Instruments”](#) on page 19.

For TCI6636K2H nonsecure devices, there are two types of booting: **the C66x CorePac as the boot master and the ARM CorePac as the boot master**. For secure devices, the C66x CorePac is always the secure master and the C66x CorePac0 or ARM CorePac Core0 can be the boot master. The ARM CorePac does not support no-boot mode. Both the C66x CorePacs and the ARM CorePac need to read **the bootmode register to determine how to proceed with the boot**.

[Table 8-1](#) shows memory space reserved for boot by the C66x CorePac.

**Table 8-1 C66x DSP Boot RAM Memory Map**

Start Address	Size	Description
0x80_0000	0x1_0000	Reserved
0x8e_7f80	0x80	C66x CorePac ROM version string
0x8e_8000	0x7f00	Boot Master Table overlaid with scratch
0x8e_767c	4	Boot Master Table Valid Length Field
0x8e_fff0	4	Host Data Address (boot magic address for secure boot through <b>master peripherals</b> )
0x8f_7800	0x410	Secure host Data structure
0x8f_a290	0x4000	Boot Stack
0x8f_e290	0x90	Boot Log Data
0x8f_e320	0x20	Boot Status Stack
0x8f_e410	0xf0	Boot Stats
0x8f_e520	0x13fc	Boot Data
0x8f_f91c	0x404	Boot Trace Info
0x8f_fd20	0x180	DDR Config
0x8f_fea0	0x60	Boot RAM call table
0x8f_ff00	0x80	Boot Parameter table
0x8f_fff8	0x4	Secure Signal Magic address
0x8f_fffc	0x4	Boot Magic address
<b>End of Table 8-1</b>		

# TCI6636K2H

## Multicore DSP+ARM KeyStone II System-on-Chip (SoC)



SPRS835F—October 2013

Table 8-2 shows addresses reserved for boot by the ARM CorePac.

**Table 8-2 ARM Boot RAM Memory Map (Part 1 of 2)**

Start Address	Size	Description
0xc57_e000	0xc00	Context RAM not scrubbed on secure boot
0xc58_6f80	0x80	Global level 0 non-secure translation table
0xc58_7000	0x5000	Global non-secure page table for memory covering ROM
0xc58_c000	0x1000	Core 0 non-secure level 1 translation table
0xc58_d000	0x1000	Core 1 non-secure level 1 translation table
0xc58_e000	0x1000	Core 2 non-secure level 1 translation table
0xc58_f000	0x1000	Core 3 non-secure level 1 translation table
0xc59_0000	0x7f00	Packet memory buffer
0xc59_7f00	4	Host Data Address (boot magic address for secure boot through master peripherals)
0xc5a_6e00	0x200	DDR3a configuration structure
0xc5a_7000	0x3000	Boot Data
0xc5a_a000	0x3000	Supervisor stack, each core gets 0xc00 bytes
0xc5a_d000	4	Arm boot magic address, core 0
0xc5a_d004	4	Arm boot magic address, core 1
0xc5a_d008	4	Arm boot magic address, core 2
0xc5a_d00c	4	Arm boot magic address, core 3
0xc5a_e000	0x400	Abort stack, core 0
0xc5a_e400	0x400	Abort stack, core 1
0xc5a_e800	0x400	Abort stack, core 2
0xc5a_ec00	0x400	Abort stack, core 3
0xc5a_f000	0x400	Unknown mode stack, core 0
0xc5a_f400	0x400	Unknown mode stack, core 1
0xc5a_f800	0x400	Unknown mode stack, core 2
0xc5a_fc00	0x400	Unknown mode stack, core 3
0xc5b_0000	0x180	Boot Version string, core 0
0xc5b_0180	0x80	Boot status stack, core 0
0xc5b_0200	0x100	Boot stats, core 0
0xc5b_0300	0x100	Boot log, core 0
0xc5b_0400	0x100	Boot RAM call table, core 0
0xc5b_0500	0x100	Boot parameter tables, core 0
0xc5b_0600	0x19e0	Boot Data, core 0
0xc5b_1fe0	0x1010	Boot Trace, core 0
0xc5b_4000	0x180	Boot Version string, core 1
0xc5b_4180	0x80	Boot status stack, core 1
0xc5b_4200	0x100	Boot stats, core 1
0xc5b_4300	0x100	Boot log, core 1
0xc5b_4400	0x100	Boot RAM call table, core 1
0xc5b_4500	0x100	Boot parameter tables, core 1
0xc5b_4600	0x19e0	Boot Data, core 1
0xc5b_5fe0	0x1010	Boot Trace, core 1
0xc5b_8000	0x180	Boot Version string, core 2
0xc5b_8180	0x80	Boot status stack, core 2



**Table 8-2 ARM Boot RAM Memory Map (Part 2 of 2)**

Start Address	Size	Description
0xc5b_8200	0x100	Boot stats, core 2
0xc5b_8300	0x100	Boot log, core 2
0x5b_8400	0x100	Boot RAM call table, core 2
0xc5b_8500	0x100	Boot parameter tables, core 2
0xc5b_8600	0x19e0	Boot Data, core 2
0xc5b_9fe0	0x1010	Boot Trace, core 2
0xc5b_c000	0x180	Boot Version string, core 3
0xc5b_c180	0x80	Boot status stack, core 3
0xc5b_c200	0x100	Boot stats, core 3
0xc5b_c300	0x100	Boot log, core 3
0x5b_c400	0x100	Boot RAM call table, core 3
0xc5b_c500	0x100	Boot parameter tables, core 3
0xc5b_c600	0x19e0	Boot Data, core 3
0xc5b_dfe0	0x1010	Boot Trace, core 3
0xc5c_0000	0x4_0000	Secure MSMC

**End of Table 8-2**

### 8.1.2 Boot Modes Supported

The device supports several boot processes, which leverage the internal boot ROM. Most boot processes are software-driven, using the BOOTMODE[15:0] device configuration inputs to determine the software configuration that must be completed. From a hardware perspective, there are four possible boot modes:

- **Public ROM Boot when the C6xx CorePac0 is the boot master** — The C66x CorePac is released from reset and begins executing from the L3 ROM base address. The ARM CorePac is also released from reset at the same time as the C66xCorePac. Both the C66x CorePac and the ARM CorePac read the bootmode register inside the bootCFG module to determine which is the boot master.

After the Boot ROM for the Cortex-A15 processor reads the bootmode to determine that the C66x CorePac is the boot master, all Cortex-A15 processors stay idle by executing WFI instruction and waiting for the C66x CorePac's interrupt. The chip Boot ROM reads the bootmode register to determine that the C66x CorePac0 is the boot master, then the C66x CorePac0 performs the boot process and the other C66x CorePacs execute an IDLE instruction. After the boot process is completed, the C66x CorePac0 begins to execute the code downloaded during the boot process. If the downloaded code included code for the other C66x cores and/or the Cortex-A15 processor cores, the downloaded code may contain logic to write the code execution addresses to the boot address register for the core that is to execute it. The C66x CorePac0 can then generate an interrupt to the core causing it to execute the code. When they receive the IPC interrupt, the rest of the C66x CorePacs and the ARM CorePac complete boot management operations and begin executing from the predefined location in memory.

- **Public ROM Boot when the ARM CorePac Core0 is the boot master** — The only difference between this boot mode and when the C66x CorePac is the boot master, is that the ARM CorePac performs the boot process while the C66x CorePacs execute idle instructions. When the ARM CorePac Core0 finishes the boot process, it may send interrupts to the C66x CorePacs and Cortex-A15 processor cores through IPC registers. The C66x CorePacs complete the boot management operations and begin executing from the predefined locations.
- **Secure ROM Boot when the C66x CorePac0 is the boot master** — The C66x CorePac0 and the ARM CorePac Core0 are released from reset simultaneously and the C66x CorePac0 begins executing from secure ROM. The C66x CorePac0 performs the boot process including any authentication and decryption required on the bootloaded image for the C66x CorePacs and for the ARM CorePac prior to beginning execution.

- **Secure ROM Boot when the ARM CorePac0 is the boot master** — The C66x CorePac0 and the ARM CorePac Core0 are released from reset simultaneously and begin executing from secure ROM. The ARM CorePac Core0 initiates the boot process. The C66x CorePac0 performs any authentication and decryption required on the bootloaded image for the C66x CorePacs and ARM CorePac prior to beginning execution.

The boot process performed by the C66x CorePac0 and the ARM CorePac Core0 in public ROM boot and secure ROM boot are determined by the BOOTMODE[15:0] value in the DEVSTAT register. The C66x CorePac0 and the ARM CorePac Core0 read this value, and then execute the associated boot process in software. Bit 8 determines whether the boot is C66x CorePac boot or ARM CorePac boot. The figure below shows the bits associated with BOOTMODE[15:0] (DEVSTAT[16:1]) when the C66x CorePac or ARM CorePac is the boot master. Note that [Figure 8-1](#) does not include bit 0 of the DEVSTAT contents. Bit 0 is used to select overall system endianness that is independent of the boot mode.

The boot ROM will continue attempting to boot in this mode until successful or an unrecoverable error occurs.

The PLL settings are shown at the end of this section, and the PLL set-up details can be found in Section 10.5 “[Main PLL, ARM PLL, DDR3A PLL, DDR3B PLL, PASS PLL and the PLL Controllers](#)” on page 292.



**Note**—It is important to keep in mind that BOOTMODE[15:0] **pins** map to DEVSTAT[16:1] **bits** of the DEVSTAT register.

**Figure 8-1 DEVSTAT Boot Mode Pins ROM Mapping**

DEVSTAT Boot Mode Pins ROM Mapping																																																		
16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Mode																																		
X	X	0	ARMEN	SYSEN	ARM PLL CONFIG			Boot Master	SYS PLL CONFIG			Min	0	0	0	SLEEP																																		
SlaveAddr		1	Port		Param Idx				SYS PLL CONFIG				Min	0	0	0	I <sup>2</sup> C SLAVE																																	
X	X	X	Bus Addr											Param Idx			X	Port		0	0	1	I <sup>2</sup> C MASTER																											
Width		Csel		Mode		SYS PLL CONFIG														Npin	Port		0	1	0	SPI																								
0	Base Addr		Wait	Width	ARM PLL CONFIG							SYS PLL CONFIG			0	0	1	1	EMIF (ARM Master)																															
X		Chip Sel		ARM PLL CONFIG		SYS PLL CONFIG			0	0	1								1	EMIF (DSP Master)																														
1	First Block			Clear	ARM PLL CONFIG															SYS PLL CONFIG			0	0	1	1	NAND (ARM Master)																							
X		Chip Sel		ARM PLL CONFIG																							SYS PLL CONFIG			0	0	1	1	NAND (DSP Master)																
Lane	Ref Clock		Data Rate		ARM PLL CONFIG										SYS PLL CONFIG			Min																1	0	0	SRIO (ARM Master)													
X					Lane Setup				ARM PLL CONFIG		SYS PLL CONFIG								Min																		1	0	0	SRIO (DSP Master)										
PA clk	Ref clk		Ext Con		ARM PLL CONFIG				SYS PLL CONFIG														Min	1	0	1														Ethernet (ARM Master)										
Rsvd					Lane Setup																									ARM PLL CONFIG		SYS PLL CONFIG								Min	1	0	1	Ethernet (DSP Master)						
Ref clk	Bar Config				ARM PLL CONFIG													SYS PLL CONFIG												0	1				1	0								PCIe (ARM Master)						
SerDes Cfg		ARM PLL CONFIG		SYS PLL CONFIG																																	0	1	1					0	PCIe (DSP Master)					
Port	Ref clk		Data Rate																				ARM PLL CONFIG		SYS PLL CONFIG					1	1				1	0									HyperLink (ARM Master)					
SerDes Cfg																							ARM PLL CONFIG														SYS PLL CONFIG			1	1	1	0	HyperLink (DSP Master)						
X	X	X	X																				Port	ARM PLL CONFIG						SYS PLL CONFIG					Min	1								1	1	UART (ARM Master)				
X	X	X	X																					X																X	X	X	UART (DSP Master)							

### 8.1.2.1 Boot Device Field

The Boot Device field BOOTMODE[16-14-4-3-2-1] and the Boot Device field BOOTMODE[8] define the boot device and the boot master that is chosen. The following table shows the supported boot modes.

**Table 8-3 Boot Mode Pins: Boot Device Values**

Bit	Field	Description
16, 14, 4, 3, 2, 1	Boot Device	Device boot mode <ul style="list-style-type: none"> <li>- ARM is a boot master when BOOTMODE[8]=0               <ul style="list-style-type: none"> <li>» Sleep = X0[Min]000b</li> <li>» I<sup>2</sup>C Slave = [Slave Addr1]1[Min]000b</li> <li>» I<sup>2</sup>C Master = X1[Min]001b</li> <li>» SPI = [Width][Csel0][Min]010b</li> <li>» EMIF = 0[BaseAddr0][Min]011b</li> <li>» NAND = 1[BaseAddr0][Min]011b</li> <li>» Serial Rapid I/O = [Lane][Ref Clock0][Min]100b</li> <li>» Ethernet (SGMII) = [Pa clk][Ref Clk0][Min]101b</li> <li>» PCI = [Ref clk][Bar Config2]0110b</li> <li>» HyperLink = [Port][Ref Clk0]1110b</li> <li>» UART = XX[Min]111b</li> </ul> </li> <li>- C66x is a boot master when BOOTMODE[8]=1               <ul style="list-style-type: none"> <li>» Sleep = X0[Min]000b</li> <li>» I<sup>2</sup>C Slave = [Slave Addr1]1[Min]000b</li> <li>» I<sup>2</sup>C Master = X1[Min]001b</li> <li>» SPI = [Width][Csel0][Min]010b</li> <li>» EMIF = 0[BaseAddr0][Min]011b</li> <li>» NAND = 1[BaseAddr0][Min]011b</li> <li>» Serial Rapid I/O = [Lane][Ref Clock0][Min]100b</li> <li>» Ethernet (SGMII) = [Pa clk][Ref Clk0][Min]101b</li> <li>» PCI = [Ref clk][Bar Config2]0110b</li> <li>» HyperLink = [Port][Ref Clk0]1110b</li> <li>» UART = XX[Min]111b</li> </ul> </li> </ul>
<b>End of Table 8-3</b>		

**8.1.2.2 Device Configuration Field**

The device configuration fields DEVSTAT[16:1] are used to configure the boot peripheral and, therefore, the bit definitions depend on the boot mode.

**8.1.2.2.1 Sleep Boot Mode Configuration**

**Figure 8-2 Sleep Boot Mode Configuration Fields**

DEVSTAT Boot Mode Pins ROM Mapping																
16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X	X	0	ARMen	SYSEN	ARM PLL Cfg			Boot Master	Sys PLL Config			Min	000			Lendian

**Table 8-4 Sleep Boot Configuration Field Descriptions**

Bit	Field	Description
16-15	Reserved	Reserved
14	Boot Devices	Boot Device- used in conjunction with Boot Devices [Used in conjunction with bits 3-1] 0 = Sleep (default) Others = Other boot modes
13	ARMen	Enable the ARM PLL 0 = PLL disabled 1 = PLL enabled
12	SYSEN	Enable the System PLL 0 = PLL disabled (default) 1 = PLL enabled
11-9	ARM PLL Setting	The PLL default settings are determined by the [11:9] bits. This will set the PLL to the maximum clock setting for the device. <a href="#">Table 8-27</a> shows settings for various input clock frequencies.
8	Boot Master	Boot Master select 0 = ARM is boot master 1 = C66x is boot master
7-5	SYS PLL Setting	The PLL default settings are determined by the [7:5] bits. This will set the PLL to the maximum clock setting for the device. <a href="#">Table 8-27</a> shows settings for various input clock frequencies.
4	Min	Minimum boot configuration select bit. 0 = Minimum boot pin select disabled 1 = Minimum boot pin select enabled.  When Min = 1, a predetermined set of values is configured (see the Device Configuration Field Descriptions table for configuration bits with a "(default)" tag added in the description column). When Min = 0, all fields must be independently configured.
3-1	Boot Devices	Boot Devices[3:1] used in conjunction with Boot Device [14] 000 = Sleep Others = Other boot modes
0	Lendian	Endianess (device) 0 = Big endian 1 = Little endian

**End of Table 8-4**

**8.1.2.2.2 I<sup>2</sup>C Boot Device Configuration**
**I<sup>2</sup>C Passive Mode**

In passive mode, the device does not drive the clock, but simply acks data received on the specified address.

**Figure 8-3 I<sup>2</sup>C Passive Mode Device Configuration Fields**

DEVSTAT Boot Mode Pins ROM Mapping																
16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Slave Addr		1	Port		ARM PLL Cfg			Boot Master	Sys PLL Config			Min	000			Lendian

**Table 8-5 I<sup>2</sup>C Passive Mode Device Configuration Field Descriptions**

Bit	Field	Description
16-15	Slave Addr	I <sup>2</sup> C Slave boot bus address 0 = I <sup>2</sup> C slave boot bus address is 0x00 1 = I <sup>2</sup> C slave boot bus address is 0x10 (default) 2 = I <sup>2</sup> C slave boot bus address is 0x20 3 = I <sup>2</sup> C slave boot bus address is 0x30
14	Boot Devices	Boot Device[14] used in conjunction with Boot Devices [Use din conjunction with bits 3-1] 0 = Other boot modes 1 = I <sup>2</sup> C Slave boot mode
13-12	Port	I <sup>2</sup> C port number 0 = I <sup>2</sup> C0 1 = I <sup>2</sup> C1 2 = I <sup>2</sup> C2 3 = Reserved
11-9	ARM PLL Setting	The PLL default settings are determined by the [11:9] bits. This will set the PLL to the maximum clock setting for the device. <a href="#">Table 8-27</a> shows settings for various input clock frequencies.
8	Boot Master	Boot Master select 0 = ARM is boot master 1 = C66x is boot master
7-5	SYS PLL Setting	The PLL default settings are determined by the [7:5] bits. This will set the PLL to the maximum clock setting for the device. <a href="#">Table 8-27</a> shows settings for various input clock frequencies.
4	Min	Minimum boot configuration select bit. 0 = Minimum boot pin select disabled 1 = Minimum boot pin select enabled.  When Min = 1, a predetermined set of values is configured (see the Device Configuration Field Descriptions table for configuration bits with a "(default)" tag added in the description column). When Min = 0, all fields must be independently configured.
3-1	Boot Devices	Boot Devices[3:1] used in conjunction with Boot Device [14] 000 = I <sup>2</sup> C Slave Others = Other boot modes
0	Lendian	Endianess 0 = Big endian 1 = Little endian

**End of Table 8-5**

**I<sup>2</sup>C Master Mode**

In master mode, the I<sup>2</sup>C device configuration uses ten bits of device configuration instead of seven as used in other boot modes. In this mode, the device makes the initial read of the I<sup>2</sup>C EEPROM while the PLL is in bypass mode. The initial read contains the desired clock multiplier, which must be set up prior to any subsequent reads.

**Figure 8-4 I<sup>2</sup>C Master Mode Device Configuration Fields**

DEVSTAT Boot Mode Pins ROM Mapping																
16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved		Bus Addr			Param Idx/Offset			Boot Master	Reserved	Port	Min	001		Lendian		

**Table 8-6 I<sup>2</sup>C Master Mode Device Configuration Field Descriptions**

Bit	Field	Description
16-14	Reserved	Reserved
13-12	Bus Addr	I <sup>2</sup> C bus address slave device 0 = I <sup>2</sup> C slave boot bus address is 0x50 (default) 1 = I <sup>2</sup> C slave boot bus address is 0x51 2 = I <sup>2</sup> C slave boot bus address is 0x52 3 = I <sup>2</sup> C slave boot bus address is 0x53
11-9	Param Idx/Offset	Parameter Table Index: 0-7 This value specifies the parameter table index when the C66x is the boot master This value specifies the start read address at 8K times this value when the ARM is the boot master
8	Boot Master	Boot Master select 0 = ARM is boot master 1 = C66x is boot master
7	Reserved	Reserved
6-5	Port	I <sup>2</sup> C port number 0 = I <sup>2</sup> C0 (default) 1 = I <sup>2</sup> C1 2 = I <sup>2</sup> C2 3 = Reserved
4	Min	Minimum boot configuration select bit. 0 = Minimum boot pin select disabled 1 = Minimum boot pin select enabled. When Min = 1, a predetermined set of values is configured (see the Device Configuration Field Descriptions table for configuration bits with a "(default)" tag added in the description column). When Min = 0, all fields must be independently configured.
3-1	Boot Devices	Boot Devices[3:1] 001 = I <sup>2</sup> C Master Others = Other boot modes
0	Lendian	Endianess 0 = Big endian 1 = Little endian

End of Table 8-6

**8.1.2.2.3 SPI Boot Device Configuration**

**Figure 8-5 SPI Device Configuration Fields**

DEVSTAT Boot Mode Pins ROM Mapping																
16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Width	Csel		Mode	Param Idx/Offset			Boot Master	Npin	Port	Min	010		Lendian			

**Table 8-7 SPI Device Configuration Field Descriptions**

Bit	Field	Description
16	Width	SPI address width configuration 0 = 16-bit address values are used 1 = 24-bit address values are used (default)
15-14	Csel	The chip select field value 0-3(default = 0)
13-12	Mode	Clk Polarity/ Phase 0 = Data is output on the rising edge of SPICLK. Input data is latched on the falling edge. 1 = Data is output one half-cycle before the first rising edge of SPICLK and on subsequent falling edges. Input data is latched on the rising edge of SPICLK. 2 = Data is output on the falling edge of SPICLK. Input data is latched on the rising edge (default). 3 = Data is output one half-cycle before the first falling edge of SPICLK and on subsequent rising edges. Input data is latched on the falling edge of SPICLK.
11-9	Param Idx/Offset	Parameter Table Index: 0-7 This value specifies the parameter table index when the C66x is the boot master This value specifies the start read address at 8K times this value when the ARM is the boot master
8	Boot Master	Boot Master select 0 = ARM is boot master (default) 1 = C66x is boot master
7	Npin	Selected Chip Select driven 0 = CS0 to the selected chip select is driven 1 = CS0-CS4 to the selected chip select are driven (default)
6-5	Port	Specify SPI port 0 = SPI0 used (default) 1 = SPI1 used 2 = SPI2 used 3 = Reserved
4	Min	Minimum boot configuration select bit. 0 = Minimum boot pin select disabled 1 = Minimum boot pin select enabled.  When Min = 1, a predetermined set of values is configured (see the Device Configuration Field Descriptions table for configuration bits with a "(default)" tag added in the description column). When Min = 0, all fields must be independently configured.
3-1	Boot Devices	Boot Devices[3:1] 010 = SPI boot mode Others = Other boot modes
0	Lendian	Endianness 0 = Big endian 1 = Little endian
<b>End of Table 8-7</b>		

#### 8.1.2.2.4 EMIF Boot Device Configuration

**Figure 8-6 EMIF Boot Device Configuration Fields**

DEVSTAT Boot Mode Pins ROM Mapping																
16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	Base Addr	Wait	Width	X	Chip Sel	Boot Master=1	Sys PLL Cfg	0	011	Lendian						
0	Base Addr	Wait	Width	ARM PLL Cfg	Boot Master=0	Sys PLL Cfg	0	011	Lendian							

**Table 8-8 EMIF Boot Device Configuration Field Descriptions**

Bit	Field	Description
16	Boot Devices	Boot Devices[16] used conjunction with Boot Devices[4] and Boot Devices [Used in conjunction with bits 3-1] 0 = EMIF boot mode 1 = Other boot modes
15-14	Base Addr	Base address (0-3) used to calculate the branch address. Branch address is the chip select plus Base Address *16MB
13	Wait	Extended Wait 0 = Extended Wait disabled 1 = Extended Wait enabled
12	Width	EMIF Width 0 = 8-bit EMIF Width 1 = 16-bit EMIF Width
11-9	Chip Sel/ARM PLL Setting	When Boot Master = 0 (ARM is Boot Master), Pin[11:9] used as ARM PLL Setting and the chip select region CS0 is used. The PLL default settings are determined by the [11:9] bits. This will set the PLL to the maximum clock setting for the device. <a href="#">Table 8-27</a> shows settings for various input clock frequencies.  When Boot Master =1 (C66x is Boot Master), Pin[10:9] used as Chip Sel that specifies the chip select region, CS0-CS3. 00 = CS0 (EMIFCE0) 01 = CS1 (EMIFCE1) 10 = CS2 (EMIFCE2) 11 = CS3 (EMIFCE3)
8	Boot Master	Boot Master select 0 = ARM is boot master 1 = C66x is boot master
7-5	SYS PLL Setting	The PLL default settings are determined by the [7:5] bits. This will set the PLL to the maximum clock setting for the device. <a href="#">Table 8-27</a> shows settings for various input clock frequencies.
4	Boot Devices	Boot Devices[4] used conjunction with Boot Devices[16] and Boot Devices [Use din conjunction with bits 3-1] 0 = EMIF boot mode 1 = Other boot modes
3-1	Boot Devices	Boot Devices[3:1] used in conjunction with Boot Device [4] 011 = EMIF boot mode Others = Other boot modes
0	Lendian	Endianess 0 = Big endian 1 = Little endian
<b>End of Table 8-8</b>		

**8.1.2.2.5 NAND Boot Device Configuration**

**Figure 8-7 NAND Boot Device Configuration Fields**

DEVSTAT Boot Mode Pins ROM Mapping																
16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	First Block	Clear	X	Chip Sel	Boot Master=1	Sys PLL Cfg	Min	011	Lendian							
1	First Block	Clear		ARM PLL Cfg	Boot Master=0	Sys PLL Cfg	Min	011	Lendian							



**Table 8-9 NAND Boot Device Configuration Field Descriptions**

Bit	Field	Description
16	Boot Devices	Boot Devices[16] used conjunction with Boot Devices [3-1] 0 = Other boot modes 1 = NAND boot mode
15-13	First Block	First Block. This value is used to calculate the first block read. The first block read is the first block value *16.
12	Clear	ClearNAND 0 = Device is not a ClearNAND (default) 1 = Device is a ClearNAND
11-9	Chip Sel/ARM PLL Setting	When Boot Master = 0 (ARM is Boot Master), Pin[11:9] used as ARM PLL Setting and the chip select region <b>CS2 is used</b> . The PLL default settings are determined by the [11:9] bits. This will set the PLL to the maximum clock setting for the device. <a href="#">Table 8-27</a> shows settings for various input clock frequencies. When Boot Master =1 (C66x is Boot Master), Pin[10:9] used as Chip Sel that specifies the chip select region, CS2-CS5. 00 = CS2 01 = CS3 10 = CS4 11 = CS5
8	Boot Master	Boot Master select 0 = ARM is boot master (default) 1 = C66x is boot master
7-5	SYS PLL Setting	The PLL default settings are determined by the [7:5] bits. This will set the PLL to the maximum clock setting for the device. <a href="#">Table 8-27</a> shows settings for various input clock frequencies.
4	Min	Minimum boot pin select. When Min is 1, it means that the BOOTMODE [15:3] pins are don't cares. Only BOOTMODE [2:0] pins (DEVSTAT[3:1]) will determine boot. Default values are assigned to values that would normally be set by the other BOOTMODE pins when Min is 0. 0 = Minimum boot pin select disabled 1 = Minimum boot pin select enabled.
3-1	Boot Devices	Boot Devices 011 = NAND boot mode Others = Other boot modes
0	Lendian	Endianess 0 = Big endian 1 = Little endian
<b>End of Table 8-9</b>		

**8.1.2.2.6 Serial Rapid I/O Boot Device Configuration**

The device ID is always set to 0xff (8-bit node IDs) or 0xffff (16 bit node IDs) at power-on reset.

**Figure 8-8 Serial Rapid I/O Boot Device Configuration Fields**

DEVSTAT Boot Mode Pins ROM Mapping																
16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X	Ref Clock	Data Rate	Lane Setup	Boot Master=1	Sys PLL Cfg	Min	100	Lendian								
Lane	Ref Clock	Data Rate	ARM PLL Cfg	Boot Master=0	Sys PLL Cfg	Min	100	Lendian								

**Table 8-10 Serial Rapid I/O Boot Device Configuration Field Descriptions**

Bit	Field	Description
16	Lane	When Boot Master =0 (ARM is Boot Master), Pin[16] is used as Lane. 0 = 4 ports, each 1 lane wide (default) 1 = 2 ports, each 2lanes wide  When Boot Master =1 (C66x is Boot Master), Pin[16] is reserved.
15-14	Ref Clock	SRIO Reference clock frequency 0 = 125MHz 1 = 156.25MHz (default) 2 = Reserved 3 = Reserved
13-12	Data Rate	SRIO Data Rate 0 = 1.25 GBs 1 = 2.5 GBs 2 = 3.125 GBs 3 = 5 GBs (default)
11-9	Lane Setup/ARM PLL Setting	When Boot Master =0 (ARM is Boot Master), pin[11:9] used as ARM PLL Setting with all lanes enabled. The PLL default settings are determined by the [11:9] bits. This will set the PLL to the maximum clock setting for the device. The default value is 156.26 Mhz. <a href="#">Table 8-27</a> shows settings for various input clock frequencies.  When Boot Master =1 (C66x is Boot Master), pin [11:9] are used as Lane Set up. 0 = 4 ports, each 1 lane wide (default) 1 = 3 ports, lanes 0, 1 form a 2 lane port, lane 2,3 are single ports 2 = 3 ports, lanes 0, 1 are single lane ports, lanes 2,3 form a 2 lane port 3 = 2 ports, lane 0, 1 are one port, lane 2, 3 are a second port 4 = 1 port, 4 lanes wide 5 - 7 = 4 ports, each 1 lane wide
8	Boot Master	Boot Master select 0 = ARM is boot master (default) 1 = C66x is boot master
7-5	SYS PLL Setting	The PLL default settings are determined by the [7:5] bits. This will set the PLL to the maximum clock setting for the device. Default system reference clock is 156.25 MHz. <a href="#">Table 8-27</a> shows settings for various input clock frequencies. (default = 4)
4	Min	Minimum boot configuration select bit. 0 = Minimum boot pin select disabled 1 = Minimum boot pin select enabled.  When Min = 1, a predetermined set of values is configured (see the Device Configuration Field Descriptions table for configuration bits with a "(default)" tag added in the description column).  When Min = 0, all fields must be independently configured.
3-1	Boot Devices	Boot Devices 100 = SRIO boot mode Others = Other boot modes
0	Lendian	Endianess 0 = Big endian 1 = Little endian
<b>End of Table 8-10</b>		

In SRIO boot mode, both the message mode and DirectIO mode will be enabled by default. If use of the memory reserved for received messages is required and reception of messages cannot be prevented, the master can disable the message mode by writing to the boot table and generating a boot restart.

### 8.1.2.3 Ethernet (SGMII) Boot Device Configuration

**Figure 8-9 Ethernet (SGMII) Boot Device Configuration Fields**

DEVSTAT Boot Mode Pins ROM Mapping																
16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Pa clk	Ref Clock		Ext Con	Lane Setup			Boot Master=1		Sys PLL Cfg			Min	101		Lendian	
Pa clk	Ref Clock		Ext Con	ARM PLL Cfg			Boot Master=0		Sys PLL Cfg			Min	101		Lendian	

**Table 8-11 Ethernet (SGMII) Boot Device Configuration Field Descriptions**

Bit	Field	Description
16	Pa clk	PA clock reference 0 = PA clocked at the same reference as the core reference 1 = PA clocked at the same reference as the SerDes reference (default)
15-14	Ref Clock	SRIO Reference clock frequency 0 = 125MHz 1 = 156.25MHz (default) 2 = Reserved 3 = Reserved
13-12	Ext Con	External connection mode 0 = MAC to MAC connection, master with auto negotiation 1 = MAC to MAC connection, slave with auto negotiation (default) 2 = MAC to MAC, forced link, maximum speed 3 = MAC to fiber connection
11-9	Lane Setup/ARM PLL Setting	When Boot Master =0 (ARM is Boot Master), pin[11:9] used as ARM PLL Setting. The PLL default settings are determined by the [11:9] bits. This will set the PLL to the maximum clock setting for the device. <a href="#">Table 8-27</a> shows settings for various input clock frequencies.  When Boot Master =1 (C66x is Boot Master), pin [10:9] are used as Lane Set up. 0 = All SGMII ports enabled (default) 1 = Only SGMII port 0 enabled 2 = SGMII port 0 and 1 enabled 3 = SGMII port 0, 1 and 2 enabled 4-7 = Reserved
8	Boot Master	Boot Master select 0 = ARM is boot master (default) 1 = C66x is boot master
7-5	SYS PLL Setting	The PLL default settings are determined by the [7:5] bits. This will set the PLL to the maximum clock setting for the device. Default system reference clock is 156.25 MHz. <a href="#">Table 8-27</a> shows settings for various input clock frequencies. (default = 4)
4	Min	Minimum boot configuration select bit. 0 = Minimum boot pin select disabled 1 = Minimum boot pin select enabled.  When Min = 1, a predetermined set of values is configured (see the Device Configuration Field Descriptions table for configuration bits with a "(default)" tag added in the description column). When Min = 0, all fields must be independently configured.
3-1	Boot Devices	Boot Devices 101 = Ethernet boot mode Others = Other boot modes
0	Lendian	Endianess 0 = Big endian 1 = Little endian
<b>End of Table 8-11</b>		

**8.1.2.3.1 PCIe Boot Device Configuration**

**Figure 8-10 PCIe Boot Device Configuration Fields**

DEVSTAT Boot Mode Pins ROM Mapping																
16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ref clk	Bar Config				Reserved			Boot Master=1	Sys PLL Cfg			0110			Lendian	
Ref clk	Bar Config				ARM PLL Cfg			Boot Master=0	Sys PLL Cfg			0110			Lendian	

**Table 8-12 PCIe Boot Device Configuration Field Descriptions**

Bit	Field	Description
16	Ref clk	PCIe Reference clock frequency 0 = 100MHz 1 = Reserved
15-12	Bar Config	PCIe BAR registers configuration This value can range from 0 to 0xf. See <a href="#">Table 8-13</a> .
11-9	Reserved/ARM PLL Setting	When Boot Master =0 (ARM is Boot Master), pin[11:9] used as ARM PLL Setting. The PLL default settings are determined by the [11:9] bits. This will set the PLL to the maximum clock setting for the device. <a href="#">Table 8-27</a> shows settings for various input clock frequencies. When Boot Master =1 (C66x is Boot Master), pin [10:9] are reserved.
8	Boot Master	Boot Master select 0 = ARM is boot master (default) 1 = C66x is boot master
7-5	SYS PLL Setting	The PLL default settings are determined by the [7:5] bits.This will set the PLL to the maximum clock setting for the device. Default system reference clock is 156.25 MHz. <a href="#">Table 8-27</a> shows settings for various input clock frequencies.
4-1	Boot Devices	Boot Devices[4:1] 0110 = PCIe boot mode Others = Other boot modes
0	Lendian	Endianess 0 = Big endian 1 = Little endian
<b>End of Table 8-12</b>		

**Table 8-13 BAR Config / PCIe Window Sizes**

BAR cfg	BAR0	32-Bit Address Translation					64-Bit Address Translation			
		BAR1	BAR2	BAR3	BAR4	BAR5	BAR2/3	BAR4/5		
0b0000	PCIe MMRs	32	32	32	32	Clone of BAR4				
0b0001		16	16	32	64					
0b0010		16	32	32	64					
0b0011		32	32	32	64					
0b0100		16	16	64	64					
0b0101		16	32	64	64					
0b0110		32	32	64	64					
0b0111		32	32	64	128					
0b1000		64	64	128	256					
0b1001		4	128	128	128					
0b1010		4	128	128	256					
0b1011		4	128	256	256					
0b1100									256	256
0b1101									512	512
0b1110									1024	1024
0b1111						2048	2048			

### 8.1.2.3.2 HyperLink Boot Device Configuration

**Figure 8-11 HyperLink Boot Device Configuration Fields**

DEVSTAT Boot Mode Pins ROM Mapping																
16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Port	RefClk	Data Rate	Reserved		Boot Master=1			Sys PLL Cfg		1110			Lendian			
Port	RefClk	Data Rate	ARM PLL Cfg		Boot Master=0			Sys PLL Cfg		1110			Lendian			

**Table 8-14 HyperLink Boot Device Configuration Field Descriptions (Part 1 of 2)**

Bit	Field	Description
16	Port	HyperLink port 0 = HyperLink0 1 = HyperLink1
15-14	Ref Clocks	HyperLink reference clock configuration 0 = 125 MHz 1 = 156.25 MHz 2-3 = Reserved
13-12	Data Rate	HyperLink data rate configuration 0 = 1.25 GBs 1 = 3.125 GBs 2 = 6.25 GBs 3 = 12.5GBs
11-9	Reserved/ARM PLL Setting	When Boot Master =0 (ARM is Boot Master), pin[11:9] used as ARM PLL Setting. The PLL default settings are determined by the [11:9] bits. This will set the PLL to the maximum clock setting for the device. <a href="#">Table 8-27</a> shows settings for various input clock frequencies.  When Boot Master =1 (C66x is Boot Master), pin [10:9] are reserved.
8	Boot Master	Boot Master select 0 = ARM is boot master (default) 1 = C66x is boot master

**Table 8-14 HyperLink Boot Device Configuration Field Descriptions (Part 2 of 2)**

Bit	Field	Description
7-5	SYS PLL Setting	The PLL default settings are determined by the [7:5] bits. This will set the PLL to the maximum clock setting for the device. Default system reference clock is 156.25 MHz. <a href="#">Table 8-27</a> shows settings for various input clock frequencies.
4-1	Boot Devices	Boot Devices[4:1] 1110 = HyperLink boot mode Others = Other boot modes
0	Lendian	Endianess 0 = Big endian 1 = Little endian
<b>End of Table 8-14</b>		

**8.1.2.3.3 UART Boot Device Configuration**

**Figure 8-12 UART Boot Mode Configuration Field Description**

DEVSTAT Boot Mode Pins ROM Mapping																
16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X	X	X	X	Port	X	X	X	Boot Master=1	Sys PLL Config		Min	111		Lendian		
X	X	X	X	Port	ARM PLL Cfg			Boot Master=0	Sys PLL Config		Min	111		Lendian		

**Table 8-15 UART Boot Configuration Field Descriptions**

Bit	Field	Description
16-13	Reserved	Not Used
12	Port	UART Port number 0 = UART0 1 = UART1
11-9	ARM PLL Setting	The PLL default settings are determined by the [11:9] bits. This will set the PLL to the maximum clock setting for the device. <a href="#">Table 8-27</a> shows settings for various input clock frequencies.
8	Boot Master	Boot Master select 0 = ARM is boot master 1 = C66x is boot master
7-5	SYS PLL Setting	The PLL default settings are determined by the [7:5] bits. This will set the PLL to the maximum clock setting for the device. <a href="#">Table 8-27</a> shows settings for various input clock frequencies. (default = 4)
4	Min	Minimum boot configuration select bit. 0 = Minimum boot pin select disabled 1 = Minimum boot pin select enabled.  When Min = 1, a predetermined set of values is configured (see the Device Configuration Field Descriptions table for configuration bits with a "(default)" tag added in the description column). When Min = 0, all fields must be independently configured.
3-1	Boot Devices	Boot Devices[3:1] 111 = UART boot mode Others = Other boot modes
0	Lendian	Endianess 0 = Big endian 1 = Little endian
<b>End of Table 8-15</b>		

### 8.1.2.4 Boot Parameter Table

The ROM Bootloader (RBL) uses a set of tables to carry out the boot process. The boot parameter table is the most common format the RBL employs to determine the boot flow. These boot parameter tables have certain parameters common across all the boot modes, while the rest of the parameters are unique to the boot modes. The common entries in the boot parameter table are shown in table [Table 8-16](#).

**Table 8-16 Boot Parameter Table Common Parameters**

Byte Offset	Name	Description
0	Length	The length of the table, including the length field, in bytes.
2	Checksum	The 16 bits ones complement of the ones complement of the entire table. A value of 0 will disable checksum verification of the table by the boot ROM.
4	Boot Mode	Internal values used by RBL for different boot modes.
6	Port Num	Identifies the device port number to boot from, if applicable
8	SW PLL, MSW	PLL configuration, MSW
10	SW PLL, LSW	PLL configuration, LSW
12	Sec PLL Config, MSW	ARM PLL configuration, MSW
14	Sec PLL Config, LSW	ARM PLL configuration, LSW
16	System Freq	The Frequency of the system clock in MHz
18	Core Freq	The frequency of the core clock in MHz
20	Boot Master	Set to TRUE if C66x is the master core.
<b>End of Table 8-16</b>		

#### 8.1.2.4.1 EMIF16 Boot Parameter Table

**Table 8-17 EMIF16 Boot Parameter Table**

Byte Offset	Name	Description	Configured Through Boot Configuration Pins
22	Options	Async Config Parameters are used. 0 = Value in the async config paramters are not used to program async config registers. 1 = Value in the async config paramters are used to program async config registers.	NO
24	Type	Set to 0 for EMIF16 (NOR) boot	NO
26	Branch Address MSW	Most significant bit for Branch address (depends on chip select)	YES
28	Branch Address LSW	Least significant bit for Branch address (depends on chip select)	YES
30	Chip Select	Chip Select for the NOR flash	YES
32	Memory Width	Memory width of the Emif16 bus (16 bits)	YES
34	Wait Enable	Extended wait mode enabled 0 = Wait enable is disabled 1 = Wait enable is enabled	YES
36	Async Config MSW	Async Config Register MSW	NO
38	Async Config LSW	Async Config Register LSW	NO
<b>End of Table 8-17</b>			

**8.1.2.4.2 SRIO Boot Parameter Table**

**Table 8-18 SRIO Boot Parameter Table**

Byte Offset	Name	Description	Configured Through Boot Configuration Pins
22	Options	Bit 0 Tx enable 0 = SRIO Transmit disable 1 = SRIO Transmit Enable  Bit 1 Mailbox Enable 0 = Mailbox mode disabled. (SRIO boot is in DirectIO mode). 1 = Mailbox mode enabled. (SRIO boot is in Messaging mode).  Bit 2 Bypass Configuration 0 = Configure the SRIO 1 = Bypass SRIO configuration  Bit 3 Bypass QM Configuration 0 = Configure the QM and CPDMA 1 = Bypass the QM and CPDMA configuration  Bit 4 PLL setup 0 = SERDES Configuration registers are taken without modification. 1 = SERDES Configuration are modified based on the reference clock and link rate.  Bit 5-15 = Reserved	NO
24	Lane Setup	0b0000 = SRIO configured as four 1x ports 0b0001 = SRIO configured as 3 ports (2x, 1x, 1x) 0b0010 = SRIO configured as 3 ports (1x, 1x, 2x) 0b0011 =SRIO configured as 2 ports (2x, 2x) 0b0100 = SRIO configured as 1 4x port 0b 0101 - 0bffff = Reserved	YES (but not all lane setup are possible through the boot configuration pins)
26	Reserved	Reserved	NA
28	Node ID	The node ID value to set for this device	NO
30	SerDes ref clk	The SerDes reference clock frequency, in 1/100 MHZ	YES
32	Link Rate	Link rate, MHz	YES
34	PF Low	Packet forward address range, low value	NO
36	PF High	Packet Forward address range, high value	NO
38	Promiscuous Mask	The bit is set for each lane/port that is configured as promiscuous	NO
40	Timeout Sec	Number of seconds before timeout. The value 0 disables the timeout	NO
44	SERDES Aux, MSW	SERDES Auxillary Register Configuration, MSW	NO
48	SERDES Aux, LSW	SERDES Auxillary Register Configuration, LSW	NO
52	SERDES Rx Lane0 MSW	SERDES Rx Configuration, Lane0, MSW	NO
56	SERDES Rx Lane0 LSW	SERDES Rx Configuration, Lane0, LSW	NO
60	SERDES Rx Lane1 MSW	SERDES Rx Configuration, Lane1, MSW	NO
64	SERDES Rx Lane1 LSW	SERDES Rx Configuration, Lane1, LSW	NO
68	SERDES Rx Lane2 MSW	SERDES Rx Configuration, Lane2, MSW	NO
72	SERDES Rx Lane2 LSW	SERDES Rx Configuration, Lane2, LSW	NO
76	SERDES Rx Lane3 MSW	SERDES Rx Configuration, Lane3, MSW	NO
80	SERDES Rx Lane3 LSW	SERDES Rx Configuration, Lane3, LSW	NO
<b>End of Table 8-18</b>			



**8.1.2.4.3 Ethernet Boot Parameter Table**
**Table 8-19 Ethernet Boot Parameter Table (Part 1 of 2)**

Byte Offset	Name	Description	Configured Through Boot Configuration Pins
22	Options	Bits 02 - 00 Interface 000 - 100 = Reserved 101 = SGMII 110 = Reserved 111 = Reserved  Bits 03 HD 0 = Half Duplex 1 = Full Duplex  Bit 4 Skip TX 0 = Send Ethernet Ready Frame every 3 seconds 1 = Don't send Ethernet Ready Frame  Bits 06 - 05 Initialize Config 00 = Switch, SerDes, SGMII and PASS are configured 01 = Initialization is not done for the peripherals that are already enabled and running. 10 = Reserved 11 = None of the Ethernet system is configured.  Bits 15 - 07 Reserved	NO
24	MAC High	The 16 MSBs of the MAC address to receive during boot	NO
26	MAC Med	The 16 middle bits of the MAC address to receive during boot	NO
28	MAC Low	The 16 LSBs of the MAC address to receive during boot	NO
30	Multi MAC High	The 16 MSBs of the multi-cast MAC address to receive during boot	NO
32	Multi MAC Med	The 16 middle bits of the multi-cast MAC address to receive during boot	NO
34	Multi MAC Low	The 16 LSBs of the multi-cast MAC address to receive during boot	NO
36	Source Port	The source UDP port to accept boot packets from. A value of 0 will accept packets from any UDP port	NO
38	Dest Port	The destination port to accept boot packets on.	NO
40	Device ID 12	The first two bytes of the device ID. This is typically a string value, and is sent in the Ethernet ready frame	NO
42	Device ID 34	The 2nd two bytes of the device ID.	NO
44	Dest MAC High	The 16 MSBs of the MAC destination address used for the Ethernet ready frame. Default is broadcast.	NO
46	Dest MAC Med	The 16 middle bits of the MAC destination address	NO
48	Dest MAC Low	The 16 LSBs of the MAC destination address	NO
50	Lane Enable	One bit per lane. 0 - Lane disabled 1 - Lane enabled	
52	SGMII Config	Bits 0-3 are the config index, bit 4 set if direct config used, bit 5 set if no configuration done	NO
54	SGMII Control	The SGMII control register value	NO
56	SGMII Adv Ability	The SGMII ADV Ability register value	NO
58	SGMII TX Cfg High	The 16 MSBs of the SGMII Tx config register	NO
60	SGMII TX Cfg Low	The 16 LSBs of the SGMII Tx config register	NO
62	SGMII RX Cfg High	The 16 MSBs of the SGMII Rx config register	NO
64	SGMII RX Cfg Low	The 16 LSBs of the SGMII Rx config register	NO
66	SGMII Aux Cfg High	The 16 MSBs of the SGMII Aux config register	NO
68	SGMII Aux Cfg Low	The 16 LSBs of the SGMII Aux config register	NO

**Table 8-19 Ethernet Boot Parameter Table (Part 2 of 2)**

Byte Offset	Name	Description	Configured Through Boot Configuration Pins
70	PKT PLL Cfg MSW	The packet subsystem PLL configuration, MSW	NO
72	PKT PLL CFG LSW	The packet subsystem PLL configuration, LSW	NO
<b>End of Table 8-19</b>			

**8.1.2.4.4 PCIe Boot Parameter Table**

**Table 8-20 PCIe Boot Parameter Table**

Byte Offset	Name	Description	Configured Through Boot Configuration Pins
22	Options	Bits 00 Mode 0 = Host Mode (Direct boot mode) 1 = Boot Table Boot Mode  Bits 01 Configuration of PCIe 0 = PCIe is configured by RBL 1 = PCIe is not configured by RBL  Bit 03-02 Reserved  Bits 04 Multiplier 0 = SERDES PLL configuration is done based on SERDES register values 1 = SERDES PLL configuration based on the reference clock values  Bits 05 - 15 = Reserved	NO
24	Address Width	PCI address width, can be 32 or 64	YES with in conjunction with BAR sizes
26	Link Rate	SerDes frequency, in Mbps. Can be 2500 or 5000	NO
28	Reference clock	Reference clock frequency, in units of 10 kHz. Value values are 10000 (100 MHz), 12500 (125 MHz), 15625 (156.25 MHz), 25000 (250 MHz) and 31250 (312.5 MHz). A value of 0 means that value is already in the SerDes cfg parameters and will not be computed by the boot ROM.	NO
30	Window 1 Size	Window 1 size.	YES
32	Window 2 Size	Window 2 size.	YES
34	Window 3 Size	Window 3 size. Valid only if address width is 32.	YES
36	Window 4 Size	Window 4 Size. Valid only if the address width is 32.	YES
38	Vendor ID	Vendor ID	NO
40	Device ID	Device ID	NO
42	Class code Rev ID MSW	Class code revision ID MSW	NO
44	Class code Rev ID LSW	Class code revision ID LSW	NO
46	SerDes cfg msw	PCIe SerDes config word, MSW	NO
48	SerDes cfg lsw	PCIe SerDes config word, LSW	NO
50	SerDes lane 0 cfg msw	SerDes lane config word, msw lane 0	NO
52	SerDes lane 0 cfg lsw	SerDes lane config word, lsw, lane 0	NO
54	SerDes lane 1 cfg msw	SerDes lane config word, msw, lane 1	NO
56	SerDes lane 1 cfg lsw	SerDes lane config word, lsw, lane 1	NO
58	Timeout period (Secs)	The timeout period. Values 0 disables the time out	
<b>End of Table 8-20</b>			

**8.1.2.4.5 I<sup>2</sup>C Boot Parameter Table**
**Table 8-21 I<sup>2</sup>C Boot Parameter Table**

Offset	Field	Value	Configured Through Boot Configuration Pins
22	Option	Bits 02 - 00 Mode 000 = Boot Parameter Table Mode 001 = Boot Table Mode 010 = Boot Config Mode 011 = Load GP header format data 100 = Slave Receive Boot Config Bits 15 - 03= Reserved	NO
24	Boot Dev Addr	The I <sup>2</sup> C device address to boot from	YES
26	Boot Dev Addr Ext	Extended boot device address	YES
28	Broadcast Addr	I <sup>2</sup> C address used to send data in the I <sup>2</sup> C master broadcast mode.	NO
30	Local Address	The I <sup>2</sup> C address of this device	NO
34	Bus Frequency	The desired I <sup>2</sup> C data rate (kHz)	NO
36	Next Dev Addr	The next device address to boot (Used only if boot config option is selected)	NO
38	Next Dev Addr Ext	The extended next device address to boot (Used only if boot config option is selected)	NO
40	Address Delay	The number of CPU cycles to delay between writing the address to an I <sup>2</sup> C EEPROM and reading data.	NO
<b>End of Table 8-21</b>			

**8.1.2.4.6 SPI Boot Parameter Table**
**Table 8-22 SPI Boot Parameter Table**

Byte Offset	Name	Description	Configured Through Boot Configuration Pins
22	Options	Bits 01 & 00 Modes 00 = Load a boot parameter table from the SPI (Default mode) 01 = Load boot records from the SPI (boot tables) 10 = Load boot config records from the SPI (boot config tables) 11 = Load GP header blob Bits 15- 02= Reserved	NO
24	Address Width	The number of bytes in the SPI device address. Can be 16 or 24 bit	YES
26	NPin	The operational mode, 4 or 5 pin	YES
28	Chipsel	The chip select used (valid in 4 pin mode only). Can be 0-3.	YES
30	Mode	Standard SPI mode (0-3)	YES
32	C2Delay	Setup time between chip assert and transaction	NO
34	Bus Freq, 100kHz	The SPI bus frequency in kHz.	NO
36	Read Addr MSW	The first address to read from, MSW (valid for 24 bit address width only)	YES
38	Read Addr LSW	The first address to read from, LSW	YES
40	Next Chip Select	Next Chip Select to be used (Used only in boot Config mode)	NO
42	Next Read Addr MSW	The Next read address (used in boot config mode only)	NO
44	Next Read Addr LSW	The Next read address (used in boot config mode only)	NO
<b>End of Table 8-22</b>			

**8.1.2.4.7 HyperLink Boot Parameter Table**

**Table 8-23 HyperLink Boot Parameter Table**

Byte Offset	Name	Description	Configured Through Boot Configuration Pins
12	Options	Bits 00 Reserved Bits 01 Configuration of Hyperlink 0 = HyperLink is configured by RBL 1 = HyperLink is not configured by RBL Bits 15- 02 = Reserved	NO
14	Number of Lanes	Number of Lanes to be configured	NO
16	SerDes cfg msw	PCIe SerDes config word, MSW	NO
18	SerDes cfg lsw	PCIe SerDes config word, LSW	NO
20	SerDes CFG RX lane 0 cfg msw	SerDes RX lane config word, msw lane 0	NO
22	SerDes CFG RXlane 0 cfg lsw	SerDes RX lane config word, lsw, lane 0	NO
24	SerDes CFG TX lane 0 cfg msw	SerDes TX lane config word, msw lane 0	NO
26	SerDes CFG TXlane 0 cfg lsw	SerDes TX lane config word, lsw, lane 0	NO
28	SerDes CFG RX lane 1 cfg msw	SerDes RX lane config word, msw lane 1	NO
30	SerDes CFG RXlane 1 cfg lsw	SerDes RX lane config word, lsw, lane 1	NO
32	SerDes CFG TX lane 1 cfg msw	SerDes TX lane config word, msw lane 1	NO
34	SerDes CFG TXlane 1 cfg lsw	SerDes TX lane config word, lsw, lane 1	NO
36	SerDes CFG RX lane 2 cfg msw	SerDes RX lane config word, msw lane 2	NO
38	SerDes CFG RXlane 2 cfg lsw	SerDes RX lane config word, lsw, lane 2	NO
40	SerDes CFG TX lane 2 cfg msw	SerDes TX lane config word, msw lane 2	NO
42	SerDes CFG TXlane 2 cfg lsw	SerDes TX lane config word, lsw, lane 2	NO
44	SerDes CFG RX lane 3 cfg msw	SerDes RX lane config word, msw lane 3	NO
46	SerDes CFG RXlane 3 cfg lsw	SerDes RX lane config word, lsw, lane 3	NO
	SerDes CFG TX lane 3 cfg msw	SerDes TX lane config word, msw lane 3	NO
	SerDes CFG TXlane 3 cfg lsw	SerDes TX lane config word, lsw, lane 3	NO

**End of Table 8-23**

**8.1.2.4.8 UART Boot Parameter Table**

**Table 8-24 UART Boot Parameter Table (Part 1 of 2)**

Byte Offset	Name	Description	Configured Through Boot Configuration Pins
22	Reserved	None	NA
24	Data Format	Bits 00 Data Format 0 = Data Format is BLOB 1 = Data Format is Boot Table Bits 15 - 01 Reserved	NO
26	Protocol	Bits 00 Protocol 0 = Xmodem Protocol 1 = Reserved Bits 15 - 01 Reserved	NO
28	Initial NACK Count	Number of NACK pings to be sent before giving up	NO
30	Max Err Count	Maximum number of consecutive receive errors acceptable.	NO
32	NACK Timeout	Time (msecs) waiting for NACK/ACK.	NO
34	Character Timeout	Time Period between characters	NO

**Table 8-24 UART Boot Parameter Table (Part 2 of 2)**

Byte Offset	Name	Description	Configured Through Boot Configuration Pins
36	nDatabits	Number of bits supported for data. Only 8 bits is supported.	NO
38	Parity	Bits 01 - 00 Parity 00 = No Parity 01 = Odd parity 10 = Even Parity Bits 15 - 02 Reserved	NO
40	nStopBitsx2	Number of stop bits times two. Valid values are 2 (stop bits = 1), 3 (Stop Bits = 1.5), 4 (Stop Bits = 2)	NO
42	Over sample factor	The over sample factor. Only 13 and 16 are valid.	NO
44	Flow Control	Bits 00 Flow Control 0 = No Flow Control 1 = RTS_CTS flow control Bits 15 - 01 Reserved	NO
46	Data Rate MSW	Baud Rate, MSW	NO
48	Data Rate LSW	Baud Rate, LSW	NO
<b>End of Table 8-24</b>			

**8.1.2.4.9 NAND Boot Parameter Table**
**Table 8-25 NAND Boot Parameter Table**

Byte Offset	Name	Description	Configured Through Boot Configuration Pins
22	Options	Bits 00 Geometry 0 = Geometry is taken from this table 1 = Geometry is queried from NAND device. Bits 01 Clear NAND 0 = NAND Device is a non clear NAND and requires ECC 1 = NAND is a clear NAND and doesn't need ECC. Bits 15 - 02 Reserved	NO
24	numColumnAddrBytes	Number of bytes used to specify column address	NO
26	numRowAddrBytes	Number of bytes used to specify row address.	NO
28	numofDataBytesperPage_msw	Number of data bytes in each page, MSW	NO
30	numofDataBytesperPage_lsw	Number of data bytes in each page, LSW	NO
32	numPagesperBlock	Number of Pages per Block	NO
34	busWidth	EMIF bus width. Only 8 or 16 bits is supported.	NO
36	numSpareBytesperPage	Number of spare bytes allocated per page.	NO
38	csel	Chip Select number (valid chip selects are 2-5)	YES (If ARM is the boot master only chip select 2 is supported)
40	First Block	First block for RBL to try to read.	YES
<b>End of Table 8-25</b>			

**8.1.2.4.10 DDR3 Configuration Table**

The RBL also provides an option to configure the DDR table before loading the image into the external memory. More information on how to configure the DDR3, refer to the Bootloader User Guide. The configuration table for DDR3 is shown in [Table 8-26](#)

**Table 8-26 DDR3 Boot Parameter Table**

Byte Offset	Name	Description	Configured Through Boot Configuration Pins
0	configselect msw	Selecting the configuration register below that to be set. Each filed below is represented by one bit each.	NO
4	configselect slsw	Selecting the configuration register below that to be set. Each filed below is represented by one bit each.	NO
8	configselect lsw	Selecting the configuration register below that to be set. Each filed below is represented by one bit each.	NO
12	pllprediv	PLL pre divider value (Should be the exact value not value -1)	NO
16	pllMult	PLL Multiplier value (Should be the exact value not value -1)	NO
20	pllPostDiv	PLL post divider value (Should be the exact value not value -1)	NO
24	sdRamConfig	SDRAM config register	NO
28	sdRamConfig2	SDRAM Config register	NO
32	sdRamRefreshctl	SDRAM Refresh Control Register	NO
36	sdRamTiming1	SDRAM Timing 1 Register	NO
40	sdRamTiming2	SDRAM Timing 2 Register	NO
44	sdRamTiming3	SDRAM Timing 3 Register	NO
48	lpDfrNvmTiming	LP DDR2 NVM Timing Register	NO
52	powerMngCtl	Power management Control Register	NO
56	iodFTTestLogic	IODFT Test Logic Global Control Register	NO
60	performcountCfg	Performance Counter Config Register	NO
64	performCountMstRegSel	Performance Counter Master Region Select Register	NO
68	readIdleCtl	Read IDLE counter Register	NO
72	sysVbusIntEnSet	System Interrupt Enable Set Register	NO
76	sdRamOutImpdedCalcfg	SDRAM Output Impedence Calibration Config Register	NO
80	tempAlertCfg	Temperature Alert Configuration Register	NO
84	ddrPhyCtl1	DDR PHY Control Register 1	NO
88	ddrPhyCtl2	DDR PHY Control Register 1	NO
92	proClassSvceMap	Priority to Class of Service mapping Register	NO
96	mstId2ClsSvce1Map	Master ID to Class of Service Mapping 1 Register	NO
100	mstId2ClsSvce2Map	Master ID to Class of Service Mapping 2Register	NO
104	eccCtl	ECC Control Register	NO
108	eccRange1	ECC Address Range1 Register	NO
112	eccRange2	ECC Address Range2 Register	NO
116	rdWrtExcThresh	Read Write Execution Threshold Register	NO
120 - 376	Chip Config	Chip Specific PHY configuration	NO
<b>End of Table 8-26</b>			

### 8.1.2.5 Second-Level Bootloaders

Any of the boot modes can be used to download a second-level bootloader. A second-level bootloader allows for:

- Any level of customization to current boot methods
- Definition of a completely customized boot

### 8.1.3 SoC Security

The TI SoC contains security architecture that allows the C66x CorePacs and ARM CorePac to perform secure accesses within the device. For more information, contact a TI sales office for additional information available with the purchase of a secure device.

### 8.1.4 System PLL Settings

The PLL default settings are determined by the BOOTMODE[7:5] bits. [Table 8-27](#) shows the settings for various input clock frequencies. This will set the PLL to the maximum clock setting for the device.

$$\text{CLK} = \text{CLKIN} \times ((\text{PLLM}+1) \div ((\text{OUTPUT\_DIVIDE}+1) \times (\text{PLLD}+1)))$$

Where OUTPUT\_DIVIDE is the value of the field of SECCTL[22:19]

The configuration for the PASS PLL is also shown. The PASS PLL is configured with these values only if the Ethernet boot mode is selected with the input clock set to match the main PLL clock (not the SGMII SerDes clock). See [Table 8-11](#) for details on configuring Ethernet boot mode. The output from the PASS PLL goes through an on-chip divider to reduce the frequency before reaching the NETCP. The PASS PLL generates 1050 MHz, and after the chip divider (/3), applies 350 MHz to the NETCP.

The Main PLL is controlled using a PLL controller and a chip-level MMR. The ARM CorePac PLL, DDR3A PLL, DDR3B PLL and PASS PLL are controlled by chip level MMRs. For details on how to set up the PLL see Section 10.5 “[Main PLL, ARM PLL, DDR3A PLL, DDR3B PLL, PASS PLL and the PLL Controllers](#)” on page 292. For details on the operation of the PLL controller module, see the *Phase Locked Loop (PLL) Controller for KeyStone Devices User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.

**Table 8-27 System PLL Configuration**

BOOTMODE [7:5]	Input Clock Freq (MHz)	800 MHz Device			1000 MHz Device			1200 MHz Device			PA = 350 MHz <sup>(1)</sup>		
		PLLD	PLLM	DSP <i>f</i>	PLLD	PLLM	DSP <i>f</i>	PLLD	PLLM	DSP <i>f</i>	PLLD	PLLM	DSP <i>f</i> <sup>(2)</sup>
0b000	50.00	0	31	800	0	39	1000	0	47	1200	0	41	1050
0b001	66.67	0	23	800.04	0	29	1000.05	0	35	1200.06	1	62	1050.053
0b010	80.00	0	19	800	0	24	1000	0	29	1200	3	104	1050
0b011	100.00	0	15	800	0	19	1000	0	23	1200	0	20	1050
0b100	156.25	3	40	800.78	4	63	1000	2	45	1197.92	24	335	1050
0b101	250.00	4	31	800	0	7	1000	4	47	1200	4	41	1050
0b110	312.50	7	40	800.78	4	31	1000	2	22	1197.92	24	167	1050
0b111	122.88	0	12	798.72	3	64	999.989	0	19	1228.80	11	204	1049.6

**End of Table 8-27**

1 The PASS PLL generates 1050 MHz and is internally divided by 3 to feed 350 MHz to the packet accelerator.

2 *f* represents frequency in MHz.

#### 8.1.4.1 ARM CorePac System PLL Settings

The PLL default settings are determined by the BOOTMODE[11:9] bits. [Table 8-28](#) shows settings for various input clock frequencies. This will set the PLL to the maximum clock setting for the device.

$$\text{CLK} = \text{CLKIN} \times ((\text{PLLM}+1) \div ((\text{OUTPUT\_DIVIDE}+1) \times (\text{PLLD}+1)))$$

Where OUTPUT\_DIVIDE is the value of the field of SECCTL[22:19]

**TCI6636K2H**  
**Multicore DSP+ARM KeyStone II System-on-Chip (SoC)**



SPRS835F—October 2013

The ARM CorePac PLL is controlled using a PLL controller and a chip-level MMR. For details on how to set up the PLL see Section 10.5 “[Main PLL, ARM PLL, DDR3A PLL, DDR3B PLL, PASS PLL and the PLL Controllers](#)” on page 292. For details on the operation of the PLL controller module, see the *Phase Locked Loop (PLL) Controller for KeyStone Devices User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.

**Table 8-28 ARM PLL Configuration**

BOOTMODE [11:9]	Input Clock Freq (MHz)	800 MHz Device			1000 MHz Device			1200 MHz Device			1400 MHz Device		
		PLLD	PLLM	DSP <i>f</i>	PLLD	PLLM	DSP <i>f</i>	PLLD	PLLM	DSP <i>f</i>	PLLD	PLLM	DSP <i>f</i>
0b000	50.00	0	31	800	0	39	1000	0	47	1200	0	55	1400
0b001	66.67	0	23	800.04	0	29	1000.05	0	35	1200.06	0	41	1400.07
0b010	80.00	0	19	800	0	24	1000	0	29	1200	0	34	1400
0b011	100.00	0	15	800	0	19	1000	0	23	1200	0	27	1400
0b100	156.25	0	40	800.78	4	63	1000	24	45	1197.92	0	17	1406.25
0b101	250.00	4	31	800	0	7	1000	4	47	1200	4	55	1400
0b110	312.50	7	40	800.78	4	31	1000	2	22	1197.92	0	8	1406.25
0b111	122.88	0	12	798.72	3	64	999.40	0	19	1200.80	0	22	1413.12

**End of Table 8-28**



## 8.2 Device Configuration

Certain device configurations like boot mode and endianness are selected at device power-on reset. The status of the peripherals (enabled/disabled) is determined after device power-on reset. By default, the peripherals on the device are disabled and need to be enabled by software before being used.

### 8.2.1 Device Configuration at Device Reset

The logic level present on each device configuration pin is latched at power-on reset to determine the device configuration. The logic level on the device configuration pins can be set by using external pullup/pulldown resistors or by using some control device (e.g., FPGA/CPLD) to intelligently drive these pins. When using a control device, care should be taken to ensure there is no contention on the lines when the device is out of reset. The device configuration pins are sampled during power-on reset and are driven after the reset is removed. To avoid contention, the control device must stop driving the device configuration pins of the DSP. [Table 8-29](#) describes the device configuration pins.



**Note**—If a configuration pin must be routed out from the device and it is not driven (Hi-Z state), the internal pullup/pulldown (IPU/IPD) resistor should not be relied upon. TI recommends the use of an external pullup/pulldown resistor. For more detailed information on pullup/pulldown resistors and situations in which external pullup/pulldown resistors are required, see the **Pullup/Pulldown Resistors** section of the **Terminals** chapter.

**Table 8-29 Device Configuration Pins**

Configuration Pin	Pin No.	IPD/IPU <sup>(1)</sup>	Description
LENDIAN <sup>(1) (2)</sup>	F29	IPU	Device endian mode (LENDIAN) 0 = Device operates in big endian mode 1 = Device operates in little endian mode
BOOTMODE[15:0] <sup>(1)(2)</sup>	B31, E32, A31, F30, E30, F31, G30, A30, C30, D30, E29, B29, A35, D29, B30, F29	IPD	Method of boot See “ <a href="#">Boot Modes Supported</a> ” on page 209 for more details. See the Bootloader for the C66x DSP User Guide in 2.4 “ <a href="#">Related Documentation from Texas Instruments</a> ” on page 19 for detailed information on boot configuration.
AVSIFSEL[1:0] <sup>(1) (2)</sup>	M1, M2	IPD	AVS interface selection 00 = AVS 4-pin 6-bit Dual-Phase VCNTL[5:2] (Default) 01 = AVS 4-pin 4-bit Single-Phase VCNTL[5:2] 10 = AVS 6-pin 6-bit Single-Phase VCNTL[5:0] 11 = I <sup>2</sup> C
MAINPLLODSEL <sup>(1)(2)</sup>	E32	IPD	Main PLL Output divider select 0 = Main PLL output divider needs to be set to 2 by BOOTROM 1 = Reserved
ARMAVSSHARED <sup>(1)</sup>	G24	IPD	ARM AVS Shared with the rest of SOC AVS 0 = Reserved 1 = ARM Core voltage and rest of SoC core voltage shared
BOOTMODE_RSVD <sup>(1)</sup>	B31	IPD	Boot mode reserved. Pulldown resistor required on pin.
DDR3A_MAP_EN <sup>(1)</sup>	A36	IPD	Control ARM remapping of DDR3A address space in the lower 4GB (32b space) Mode select 0 = DDR3A memory is accessible from ARM at 0x08 0000 0000 - 0x09 FFFF FFFF. 1 = DDR3A memory is accessible from ARM at 0x00 8000 0000 - 0x00 FFFF FFFF with 0x00 8000 0000 - 0x00 FFFF FFFF aliased at 0x08 0000 0000 - 0x08 7FFF FFFF.

1 Internal 100- $\mu$ A pulldown or pullup is provided for this terminal. In most systems, a 1-k $\Omega$  resistor can be used to oppose the IPD/IPU. For more detailed information on pulldown/pullup resistors and situations in which external pulldown/pullup resistors are required, see the **Pullup/Pulldown Resistors** section of the **Terminals** chapter.  
2 These signal names are the secondary functions of these pins.

## 8.2.2 Peripheral Selection After Device Reset

Several of the peripherals on the TCI6636K2H are controlled by the Power Sleep Controller (PSC). By default, the PCIe, SRIO, HyperLink, RAC, TAC, FFTC, AIF2, TCP3d, TCP3e, and VCP are held in reset and clock-gated. The memories in these modules are also in a low-leakage sleep mode. Software is required to turn these memories on. Then, the software enables the modules (turns on clocks and de-asserts reset) before these modules can be used.

If one of the above modules is used in the selected ROM boot mode, the ROM code automatically enables the module.

All other modules come up enabled by default and there is no special software sequence to enable. For more detailed information on the PSC usage, see the *Power Sleep Controller (PSC) for KeyStone Devices User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.

## 8.2.3 Device State Control Registers

The TCI6636K2H device has a set of registers that are used to control the status of its peripherals. These registers are shown in [Table 8-30](#).

**Table 8-30 Device State Control Registers (Part 1 of 4)**

Address Start	Address End	Size	Acronym	Description
0x02620000	0x02620007	8B	Reserved	
0x02620008	0x02620017	16B	Reserved	
0x02620018	0x0262001B	4B	JTAGID	See section <a href="#">8.2.3.3</a>
0x0262001C	0x0262001F	4B	Reserved	
0x02620020	0x02620023	4B	DEVSTAT	See section <a href="#">8.2.3.1</a>
0x02620024	0x02620037	20B	Reserved	
0x02620038	0x0262003B	4B	KICK0	See section <a href="#">8.2.3.4</a>
0x0262003C	0x0262003F	4B	KICK1	
0x02620040	0x02620043	4B	DSP_BOOT_ADDR0	The boot address for C66x CorePac0
0x02620044	0x02620047	4B	DSP_BOOT_ADDR1	The boot address for C66x CorePac1
0x02620048	0x0262004B	4B	DSP_BOOT_ADDR2	The boot address for C66x CorePac2
0x0262004C	0x0262004F	4B	DSP_BOOT_ADDR3	The boot address for C66x CorePac3
0x02620050	0x02620053	4B	DSP_BOOT_ADDR4	The boot address for C66x CorePac4
0x02620054	0x02620057	4B	DSP_BOOT_ADDR5	The boot address for C66x CorePac5
0x02620058	0x0262005B	4B	DSP_BOOT_ADDR6	The boot address for C66x CorePac6
0x0262005C	0x0262005F	4B	DSP_BOOT_ADDR7	The boot address for C66x CorePac7
0x02620060	0x026200DF	128B	Reserved	
0x026200E0	0x0262010F	48B	Reserved	
0x02620110	0x02620117	8B	MACID	See section 10.17 “ <a href="#">Network Coprocessor Gigabit Ethernet (GbE) Switch Subsystem</a> ” on page 328
0x02620118	0x0262012F	24B	Reserved	
0x02620130	0x02620133	4B	LRSTNMIPINSTAT_CLR	See section <a href="#">8.2.3.6</a>
0x02620134	0x02620137	4B	RESET_STAT_CLR	See section <a href="#">8.2.3.8</a>
0x02620138	0x0262013B	4B	Reserved	
0x0262013C	0x0262013F	4B	BOOTCOMPLETE	See section <a href="#">8.2.3.9</a>
0x02620140	0x02620143	4B	Reserved	
0x02620144	0x02620147	4B	RESET_STAT	See section <a href="#">8.2.3.7</a>
0x02620148	0x0262014B	4B	LRSTNMIPINSTAT	See section <a href="#">8.2.3.5</a>
0x0262014C	0x0262014F	4B	DEVCFG	See section <a href="#">8.2.3.2</a>

**Table 8-30 Device State Control Registers (Part 2 of 4)**

Address Start	Address End	Size	Acronym	Description
0x02620150	0x02620153	4B	PWRSTATECTL	See section <a href="#">8.2.3.10</a>
0x02620154	0x02620157	4B	Reserved	
0x02620158	0x0262015B	4B	Reserved	
0x0262015C	0x0262015F	4B	Reserved	
0x02620160	0x02620160	4B	Reserved	
0x02620164	0x02620167	4B	Reserved	
0x02620168	0x0262016B	4B	Reserved	
0x0262016C	0x0262017F	20B	Reserved	
0x02620180	0x02620183	4B	SmartReflex Class0	See section <a href="#">10.2.4</a>
0x02620184	0x0262018F	12B	Reserved	
0x02620190	0x02620193	4B	Reserved	
0x02620194	0x02620197	4B	Reserved	
0x02620198	0x0262019B	4B	Reserved	
0x0262019C	0x0262019F	4B	Reserved	
0x026201A0	0x026201A3	4B	Reserved	
0x026201A4	0x026201A7	4B	Reserved	
0x026201A8	0x026201AB	4B	Reserved	
0x026201AC	0x026201AF	4B	Reserved	
0x026201B0	0x026201B3	4B	Reserved	
0x026201B4	0x026201B7	4B	Reserved	
0x026201B8	0x026201BB	4B	Reserved	
0x026201BC	0x026201BF	4B	Reserved	
0x026201C0	0x026201C3	4B	Reserved	
0x026201C4	0x026201C7	4B	Reserved	
0x026201C8	0x026201CB	4B	Reserved	
0x026201CC	0x026201CF	4B	Reserved	
0x026201D0	0x026201FF	48B	Reserved	
0x02620200	0x02620203	4B	NMIGR0	
0x02620204	0x02620207	4B	NMIGR1	
0x02620208	0x0262020B	4B	NMIGR2	
0x0262020C	0x0262020F	4B	NMIGR3	
0x02620210	0x02620213	4B	NMIGR4	
0x02620214	0x02620217	4B	NMIGR5	
0x02620218	0x0262021B	4B	NMIGR6	
0x0262021C	0x0262021F	4B	NMIGR7	
0x02620220	0x0262023F	32B	Reserved	

**TCI6636K2H**  
**Multicore DSP+ARM KeyStone II System-on-Chip (SoC)**



SPRS835F—October 2013

**Table 8-30 Device State Control Registers (Part 3 of 4)**

Address Start	Address End	Size	Acronym	Description
0x02620240	0x02620243	4B	IPCGR0	See section <a href="#">8.2.3.12</a>
0x02620244	0x02620247	4B	IPCGR1	
0x02620248	0x0262024B	4B	IPCGR2	
0x0262024C	0x0262024F	4B	IPCGR3	
0x02620250	0x02620253	4B	IPCGR4	
0x02620254	0x02620257	4B	IPCGR5	
0x02620258	0x0262025B	4B	IPCGR6	
0x0262025C	0x0262025F	4B	IPCGR7	
0x02620260	0x02620263	4B	IPCGR8	
0x02620264	0x02620267	4B	IPCGR9	
0x02620268	0x0262026B	4B	IPCGR10	
0x0262026C	0x0262026F	4B	IPCGR11	
0x02620270	0x0262027B	12B	Reserved	
0x0262027C	0x0262027F	4B	IPCGRH	See section <a href="#">8.2.3.14</a>
0x02620280	0x02620283	4B	IPCAR0	See section <a href="#">8.2.3.13</a>
0x02620284	0x02620287	4B	IPCAR1	
0x02620288	0x0262028B	4B	IPCAR2	
0x0262028C	0x0262028F	4B	IPCAR3	
0x02620290	0x02620293	4B	IPCAR4	
0x02620294	0x02620297	4B	IPCAR5	
0x02620298	0x0262029B	4B	IPCAR6	
0x0262029C	0x0262029F	4B	IPCAR7	
0x026202A0	0x026202A3	4B	IPCAR8	
0x026202A4	0x026202A7	4B	IPCAR9	
0x026202A8	0x026202AB	4B	IPCAR10	
0x026202AC	0x026202AF	4B	IPCAR11	
0x026202B0	0x026202BB	12B	Reserved	
0x026202BC	0x026202BF	4B	IPCARH	See section <a href="#">8.2.3.15</a>
0x026202C0	0x026202FF	64B	Reserved	
0x02620300	0x02620303	4B	TINPSEL	See section <a href="#">8.2.3.16</a>
0x02620304	0x02620307	4B	TOUTPSEL	See section <a href="#">8.2.3.17</a>
0x02620308	0x0262030B	4B	RSTMUX0	See section <a href="#">8.2.3.18</a>
0x0262030C	0x0262030F	4B	RSTMUX1	
0x02620310	0x02620313	4B	RSTMUX2	
0x02620314	0x02620317	4B	RSTMUX3	
0x02620318	0x0262031B	4B	RSTMUX4	
0x0262031C	0x0262031F	4B	RSTMUX5	
0x02620320	0x02620323	4B	RSTMUX6	
0x02620324	0x02620327	4B	RSTMUX7	
0x02620328	0x0262032B	4B	RSTMUX8	
0x0262032C	0x0262032F	4B	RSTMUX9	
0x02620330	0x02620333	4B	RSTMUX10	
0x02620334	0x02620337	4B	RSTMUX11	

**Table 8-30 Device State Control Registers (Part 4 of 4)**

Address Start	Address End	Size	Acronym	Description
0x02620338	0x0262034F	4B	Reserved	
0x02620350	0x02620353	4B	MAINPLLCTL0	See section 10.5 "Main PLL, ARM PLL, DDR3A PLL, DDR3B PLL, PASS PLL and the PLL Controllers" on page 292
0x02620354	0x02620357	4B	MAINPLLCTL1	
0x02620358	0x0262035B	4B	PASSPLLCTL0	See section 10.7 "PASS PLL" on page 311
0x0262035C	0x0262035F	4B	PASSPLLCTL1	
0x02620360	0x02620363	4B	DDR3APLLCTL0	See section 10.6 "DDR3A PLL and DDR3B PLL" on page 309
0x02620364	0x02620367	4B	DDR3APLLCTL1	
0x02620368	0x0262036B	4B	DDR3BPLLCTL0	See section 10.6 "DDR3A PLL and DDR3B PLL" on page 309
0x0262036C	0x0262036F	4B	DDR3BPLLCTL1	
0x02620370	0x02620373	4B	ARMPLLCTL0	See section "ARM CorePac System PLL Settings" on page 231
0x02620374	0x02620377	4B	ARMPLLCTL1	
0x02620378	0x0262039B	132B	Reserved	
0x0262039C	0x0262039F	4B	Reserved	
0x02620400	0x02620403	4B	ARMENDIAN_CFG0_0	See section "ARM Endian Configuration Register 0 (ARMENDIAN_CFGr_0), r=0..7" on page 255
0x02620404	0x02620407	4B	ARMENDIAN_CFG0_1	
0x02620408	0x0262040B	4B	ARMENDIAN_CFG0_2	
0x0262040C	0x026205FF	62B	Reserved	
0x02620600	0x026206FF	256B	Reserved	
0x02620700	0x02620703	4B	CHIP_MISC_CTL0	See section "Chip Miscellaneous Control (CHIP_MISC_CTL0) Register" on page 256
0x02620704	0x0262070F	12B	Reserved	
0x02620710	0x02620713	4B	SYSENDSTAT	See section "System Endian Status Register (SYSENDSTAT)" on page 257
0x02620714	0x02620717	4B	Reserved	
0x02620718	0x0262071B	4B	Reserved	
0x0262071C	0x0262071F	4B	Reserved	
0x02620720	0x0262072F	16B	Reserved	
0x02620730	0x02620733	4B	SYNECLK_PINCTL	See section "SYNECLK_PINCTL Register" on page 258
0x02620734	0x02620737	4B	Reserved	
0x02620738	0x0262074F	24B	USB_PHY_CTL	See section "USB PHY Control (USB_PHY_CTLx) Registers" on page 258
0x02620750	0x026207FF	176B	Reserved	
0x02620800	0x02620C7B	1148B	Reserved	
0x02620C7C	0x02620C7F	4B	CHIP_MISC_CTL1	See section "Chip Miscellaneous Control (CHIP_MISC_CTL1) Register" on page 257
0x02620C80	0x02620C97	24B	Reserved	
0x02620C98	0x02620C9B	4B	DEVSPEED	See section "Device Speed (DEVSPEED) Register" on page 254
0x02620C9C	0x02620FFF	868B	Reserved	
<b>End of Table 8-30</b>				

**8.2.3.1 Device Status (DEVSTAT) Register**

The Device Status Register depicts device configuration selected upon a power-on reset by the  $\overline{\text{POR}}$  or  $\overline{\text{RESETFULL}}$  pin. Once set, these bits remain set until a power-on reset. The Device Status Register is shown in the figure below.

**Figure 8-13 Device Status Register**

31	26	25	24	22	21	
Reserved	DDR3A_MAP_EN	Reserved		ARMAVSSHARED		
R-0000 0000 0000 00		R-x	R-x		R/W-x	
20	19	18	17	16	1	0
Reserved	MAINPLLODSEL	AVSIFSEL	BOOTMODE		LENDIAN	
R-x	R/W-x	R/W-xx	R/W-x xxxx xxxx xxxx xxx		R-x <sup>(1)</sup>	

Legend: R = Read only; RW = Read/Write; -n = value after reset

1 x indicates the bootstrap value latched via the external pin

**Table 8-31 Device Status Register Field Descriptions**

Bit	Field	Description
31-26	Reserved	Reserved. Read only, writes have no effect.
25	DDR3A_MAP_EN	DDR3A mapping enable 0 = DDR3A memory is accessible from ARM at 0x8:0000_0000 - 0x9:FFFF_FFFF. 1 = DDR3A memory is accessible in 32b space from ARM, i.e., at 0x0:8000_0000 - 0x0:FFFF_FFFF. DDR3A is also accessible at 0x8:0000_0000 - 0x9:FFFF_FFFF, with the space 0x0:8000_0000 - 0x0:FFFF_FFFF address aliased at 0x8:0000_0000 - 0x8:7FFF_FFFF.
24-22	Reserved	Reserved
21	ARMAVSSHARED	ARM AVS Shared with the rest of SOC AVS 0 = Reserved 1 = ARM Core voltage and rest of SoC core voltage share
20	Reserved	Reserved
19	MAINPLLODSEL	Main PLL Output divider select 0 = Main PLL output divider needs to be set to 2 by BOOTROM 1 = Reserved
18-17	AVSIFSEL	AVS interface selection 00 - AVS 4pin 6bit Dual-Phase VCNTL[5:2] (Default) 01 - AVS 4pin 4bit Single-Phase VCNTL[5:2] 10 - AVS 6pin 6bit Single-Phase VCNTL[5:0] 11 - I <sup>2</sup> C
16-1	BOOTMODE	Determines the bootmode configured for the device. For more information on bootmode, see Section 8.1.2 "Boot Modes Supported" on page 209 and see the <i>Bootloader for the C66x DSP User Guide</i> in 2.4 "Related Documentation from Texas Instruments" on page 19.
0	LENDIAN	Device endian mode (LENDIAN) — shows the status of whether the system is operating in big endian mode or little endian mode (default). 0 = System is operating in big endian mode 1 = System is operating in little endian mode (default)

**End of Table 8-31**

### 8.2.3.2 Device Configuration Register

The Device Configuration Register is one-time writeable through software. The register is reset on all hard resets and is locked after the first write. The Device Configuration Register is shown in [Figure 8-14](#) and described in [Table 8-32](#).

**Figure 8-14 Device Configuration Register (DEVCFG)**

31	Reserved	3 2	PCIESSMODE	1	0	SYSCLKOUTEN
	R-0		R/W-00			R/W-1

Legend: R = Read only; RW = Read/Write; -n = value after reset

**Table 8-32 Device Configuration Register Field Descriptions**

Bit	Field	Description
31-3	Reserved	Reserved. Read only, writes have no effect.
2-1	PCIESSMODE	Device Type Input of PCIeSS 00 = Endpoint 01 = Legacy Endpoint 10 = Rootcomplex 11 = Reserved)
0	SYSCLKOUTEN	SYSCLKOUT enable 0 = No clock output 1 = Clock output enabled (default)
<b>End of Table 8-32</b>		

### 8.2.3.3 JTAG ID (JTAGID) Register Description

The JTAG ID register is a read-only register that identifies to the customer the JTAG/Device ID. For the device, the JTAG ID register resides at address location 0x02620018. The JTAG ID Register is shown below.

**Figure 8-15 JTAG ID (JTAGID) Register**

31	28 27	12 11	1	0
VARIANT	PART NUMBER	MANUFACTURER	LSB	
R-xxxx	R-1011 1001 1000 0001	R-0000 0010 111	R-1	

Legend: RW = Read/Write; R = Read only; -n = value after reset

**Table 8-33 JTAG ID Register Field Descriptions**

Bit	Field	Value	Description
31-28	VARIANT	xxxx	Variant value
27-12	PART NUMBER	1011 1001 1000 0001	Part Number for boundary scan
11-1	MANUFACTURER	0000 0010 111	Manufacturer
0	LSB	1	This bit is read as a 1 for TCI6636K2H
<b>End of Table 8-33</b>			



**Note**—The value of the VARIANT and PART NUMBER fields depends on the silicon revision being used. See the Silicon Errata for details.

**8.2.3.4 Kicker Mechanism (KICK0 and KICK1) Register**

The Bootcfg module contains a kicker mechanism to prevent spurious writes from changing any of the Bootcfg MMR (memory mapped registers) values. When the kicker is locked (which it is initially after power on reset), none of the Bootcfg MMRs are writable (they are only readable). This mechanism requires an MMR write to each of the KICK0 and KICK1 registers with exact data values before the kicker lock mechanism is unlocked. See Table 8-30 “[Device State Control Registers](#)” on page 234 for the address location. Once released, all the Bootcfg MMRs having write permissions are writable (the read only MMRs are still read only). The KICK0 data is 0x83e70b13. The KICK1 data is 0x95a4f1e0. Writing any other data value to either of these kick MMRs locks the kicker mechanism and blocks writes to Bootcfg MMRs. To ensure protection to all Bootcfg MMRs, software must always re-lock the kicker mechanism after completing the MMR writes.

**8.2.3.5 LRESETNMI PIN Status (LRSTNMIPINSTAT) Register**

The LRSTNMIPINSTAT Register latches the status of  $\overline{\text{LRESET}}$  and  $\overline{\text{NMI}}$  based on the setting of CORESEL[2:0]. The LRESETNMI PIN Status Register is shown in the figure and table below.

**Figure 8-16 LRESETNMI PIN Status Register (LRSTNMIPINSTAT)**

31	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved		NMI7	NMI6	NMI5	NMI4	NMI3	NMI2	NMI1	NMI0	LR7	LR6	LR5	LR4	LR3	LR2	LR1	LR0
R-0		R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

Legend: R = Read only; -n = value after reset

**Table 8-34 LRESETNMI PIN Status Register Field Descriptions**

Bit	Field	Description
31-16	Reserved	Reserved
15	NMI7	C66x CorePac7 in NMI
14	NMI6	C66x CorePac6 in NMI
13	NMI5	C66x CorePac5 in NMI
12	NM4	C66x CorePac4 in NMI
11	NMI3	C66x CorePac3 in NMI
10	NMI2	C66x CorePac2 in NMI
9	NMI1	C66x CorePac1 in NMI
8	NMI0	C66x CorePac0 in NMI
7	LR7	C66x CorePac7 in Local Reset
6	LR6	C66x CorePac6 in Local Reset
5	LR5	C66x CorePac5 in Local Reset
4	LR4	C66x CorePac4 in Local Reset
3	LR3	C66x CorePac3 in Local Reset
2	LR2	C66x CorePac2 in Local Reset
1	LR1	C66x CorePac1 in Local Reset
0	LR0	C66x CorePac0 in Local Reset

**End of Table 8-34**



### 8.2.3.6 LRESETNMI PIN Status Clear (LRSTNMIPINSTAT\_CLR) Register

The LRSTNMIPINSTAT\_CLR Register clears the status of  $\overline{\text{LRESET}}$  and  $\overline{\text{NMI}}$  based on CORESEL[2:0]. The LRESETNMI PIN Status Clear Register is shown in the figure and table below.

**Figure 8-17 LRESETNMI PIN Status Clear Register (LRSTNMIPINSTAT\_CLR)**

31	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved		NMI7	NMI6	NMI5	NMI4	NMI3	NMI2	NMI1	NMI0	LR7	LR6	LR5	LR4	LR3	LR2	LR1	LR0
R-0		WC-0	WC-0	WC-0	WC-0	WC-0	WC-0	WC-0	WC-0	WC-0	WC-0	WC-0	WC-0	WC-0	WC-0	WC-0	WC-0

Legend: R = Read only; -n = value after reset; WC = Write 1 to Clear

**Table 8-35 LRESETNMI PIN Status Clear Register Field Descriptions**

Bit	Field	Description
31-16	Reserved	Reserved
15	NMI7	C66x CorePac7 in NMI Clear
14	NMI6	C66x CorePac6 in NMI Clear
13	NMI5	C66x CorePac5 in NMI Clear
12	NMI4	C66x CorePac4 in NMI Clear
11	NMI3	C66x CorePac3 in NMI Clear
10	NMI2	C66x CorePac2 in NMI Clear
9	NMI1	C66x CorePac1 in NMI Clear
8	NMI0	C66x CorePac0 in NMI Clear
7	LR7	C66x CorePac7 in Local Reset Clear
6	LR6	C66x CorePac6 in Local Reset Clear
5	LR5	C66x CorePac5 in Local Reset Clear
4	LR4	C66x CorePac4 in Local Reset Clear
3	LR3	C66x CorePac3 in Local Reset Clear
2	LR2	C66x CorePac2 in Local Reset Clear
1	LR1	C66x CorePac1 in Local Reset Clear
0	LR0	C66x CorePac0 in Local Reset Clear
<b>End of Table 8-35</b>		

### 8.2.3.7 Reset Status (RESET\_STAT) Register

The Reset Status Register (RESET\_STAT) captures the status of local reset (LRx) for each of the cores and also the global device reset (GR). Software can use this information to take different device initialization steps.

- **In case of local reset:** The LRx bits are written as 1 and the GR bit is written as 0 only when the C66x CorePac receives a local reset without receiving a global reset.
- **In case of global reset:** The LRx bits are written as 0 and the GR bit is written as 1 only when a global reset is asserted.

The Reset Status Register is shown in the figure and table below.

**Figure 8-18 Reset Status Register (RESET\_STAT)**

31	30	8	7	6	5	4	3	2	1	0	
GR	Reserved			LR7	LR6	LR5	LR4	LR3	LR2	LR1	LR0
R-1	R- 000 0000 0000 0000 0000			R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

Legend: R = Read only; -n = value after reset

**Table 8-36 Reset Status Register Field Descriptions**

Bit	Field	Description
31	GR	Global reset status 0 = Device has not received a global reset. 1 = Device received a global reset.
30-8	Reserved	Reserved.
7	LR7	C66x CorePac7 reset status 0 = C66x CorePac7 has not received a local reset. 1 = C66x CorePac7 received a local reset.
6	LR6	C66x CorePac6 reset status 0 = C66x CorePac6 has not received a local reset. 1 = C66x CorePac6 received a local reset.
5	LR5	C66x CorePac5 reset status 0 = C66x CorePac5 has not received a local reset. 1 = C66x CorePac5 received a local reset.
4	LR4	C66x CorePac4 reset status 0 = C66x CorePac4 has not received a local reset. 1 = C66x CorePac4 received a local reset.
3	LR3	C66x CorePac3 reset status 0 = C66x CorePac3 has not received a local reset. 1 = C66x CorePac3 received a local reset.
2	LR2	C66x CorePac2 reset status 0 = C66x CorePac2 has not received a local reset. 1 = C66x CorePac2 received a local reset.
1	LR1	C66x CorePac1 reset status 0 = C66x CorePac1 has not received a local reset. 1 = C66x CorePac1 received a local reset.
0	LR0	C66x CorePac0 reset status 0 = C66x CorePac0 has not received a local reset. 1 = C66x CorePac0 received a local reset.
<b>End of Table 8-36</b>		

**8.2.3.8 Reset Status Clear (RESET\_STAT\_CLR) Register**

The RESET\_STAT bits can be cleared by writing 1 to the corresponding bit in the RESET\_STAT\_CLR register. The Reset Status Clear Register is shown in the figure and table below.

**Figure 8-19 Reset Status Clear Register (RESET\_STAT\_CLR)**

31	30		8	7	6	5	4	3	2	1	0
GR	Reserved			LR7	LR6	LR5	LR4	LR3	LR2	LR1	LR0
RW-0	R- 000 0000 0000 0000 0000			RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0

Legend: R = Read only; RW = Read/Write; -n = value after reset

**Table 8-37 Reset Status Clear Register Field Descriptions**

Bit	Field	Description
31	GR	Global reset clear bit 0 = Writing a 0 has no effect. 1 = Writing a 1 to the GR bit clears the corresponding bit in the RESET_STAT register.
30-8	Reserved	Reserved.
7	LR7	C66x CorePac7 reset clear bit 0 = Writing a 0 has no effect. 1 = Writing a 1 to the LR7 bit clears the corresponding bit in the RESET_STAT register.
6	LR6	C66x CorePac6 reset clear bit 0 = Writing a 0 has no effect. 1 = Writing a 1 to the LR6 bit clears the corresponding bit in the RESET_STAT register.
5	LR5	C66x CorePac5 reset clear bit 0 = Writing a 0 has no effect. 1 = Writing a 1 to the LR5 bit clears the corresponding bit in the RESET_STAT register.
4	LR4	C66x CorePac4 reset clear bit 0 = Writing a 0 has no effect. 1 = Writing a 1 to the LR4 bit clears the corresponding bit in the RESET_STAT register.
3	LR3	C66x CorePac3 reset clear bit 0 = Writing a 0 has no effect. 1 = Writing a 1 to the LR3 bit clears the corresponding bit in the RESET_STAT register.
2	LR2	C66x CorePac2 reset clear bit 0 = Writing a 0 has no effect. 1 = Writing a 1 to the LR2 bit clears the corresponding bit in the RESET_STAT register.
1	LR1	C66x CorePac1 reset clear bit 0 = Writing a 0 has no effect. 1 = Writing a 1 to the LR1 bit clears the corresponding bit in the RESET_STAT register.
0	LR0	C66x CorePac0 reset clear bit 0 = Writing a 0 has no effect. 1 = Writing a 1 to the LR0 bit clears the corresponding bit in the RESET_STAT register.
<b>End of Table 8-37</b>		

### 8.2.3.9 Boot Complete (BOOTCOMPLETE) Register

The BOOTCOMPLETE register controls the BOOTCOMPLETE pin status to indicate the completion of the ROM booting process. The Boot Complete Register is shown in the figure and table below.

**Figure 8-20 Boot Complete Register (BOOTCOMPLETE)**

31	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved		BC11	BC10	BC9	BC8	BC7	BC6	BC5	BC4	BC3	BC	BC1	BC0
R,-0000 0000 0000 0000 0000		RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0

Legend: R = Read only; RW = Read/Write; -n = value after reset

**Table 8-38 Boot Complete Register Field Descriptions**

Bit	Field	Description
31-12	Reserved	Reserved.
11	BC11	ARM CorePac 3 boot status 0 = ARM CorePac 3 boot NOT complete 1 = ARM CorePac 3 boot complete
10	BC10	ARM CorePac 2 boot status 0 = ARM CorePac 2 boot NOT complete 1 = ARM CorePac 2 boot complete
9	BC9	ARM CorePac 1 boot status 0 = ARM CorePac 1 boot NOT complete 1 = ARM CorePac 1 boot complete
8	BC8	ARM CorePac 0 boot status 0 = ARM CorePac 0 boot NOT complete 1 = ARM CorePac 0 boot complete
7	BC7	C66x CorePac7 boot status 0 = C66x CorePac 7 boot NOT complete 1 = C66x CorePac 7 boot complete
6	BC6	C66x CorePac6 boot status 0 = C66x CorePac 6 boot NOT complete 1 = C66x CorePac 6 boot complete
5	BC5	C66x CorePac5 boot status 0 = C66x CorePac 5 boot NOT complete 1 = C66x CorePac 5 boot complete
4	BC4	C66x CorePac4 boot status 0 = C66x CorePac 4 boot NOT complete 1 = C66x CorePac 4 boot complete
3	BC3	C66x CorePac 3 boot status 0 = C66x CorePac 3 boot NOT complete 1 = C66x CorePac 3 boot complete
2	BC2	C66x CorePac2 boot status 0 = C66x CorePac 2 boot NOT complete 1 = C66x CorePac 2 boot complete
1	BC1	C66x CorePac1 boot status 0 = C66x CorePac 1 boot NOT complete 1 = C66x CorePac 1 boot complete
0	BC0	C66x CorePac0 boot status 0 = C66x CorePac 0 boot NOT complete 1 = C66x CorePac 0 boot complete
<b>End of Table 8-38</b>		

The BCx bit indicates the boot complete status of the corresponding C66x CorePac. All BCx bits are sticky bits — that is, they can be set only once by the software after device reset and they will be cleared to 0 on all device resets (warm reset and power-on reset).

Boot ROM code is implemented such that each C66x CorePac sets its corresponding BCx bit immediately before branching to the predefined location in memory.

### 8.2.3.10 Power State Control (PWRSTATECTL) Register

The Power State Control Register (PWRSTATECTL) is controlled by the software to indicate the power-saving mode. Under ROM code, the C66x CorePac reads this register to differentiate between the various power saving modes. This register is cleared only by POR and is not changed by any other device reset. See the *Hardware Design Guide for KeyStone II Devices* (in development) for more information. The PWRSTATECTL Register is shown in [Figure 8-21](#) and described in [Table 8-39](#).

**Figure 8-21 Power State Control Register (PWRSTATECTL)**

31	10	9	8	7	6	5	4	3	2	1	0
Hibernation Recovery Branch Address	Width	Wait	Recovery Master	Local Reset Action	Stored SR Index	Hibernation Mode	Hibernation	Reserved			
RW+0000 0000 0000 0000 00	RW+0	RW+0	RW+0	RW+0	RW+0	RW+0	RW+0	RW+0	R+0		

Legend: R = Read Only, RW = Read/Write; -n = value after reset

**Table 8-39 Power State Control Register Field Descriptions**

Bit	Field	Description
31-10	Hibernation Recovery Branch Address	Used to provide a start address for execution out of the hibernation modes. See the <i>Bootloader for the C66x DSP User Guide</i> in 2.4 " <a href="#">Related Documentation from Texas Instruments</a> " on page 19.
9	Width	EMIF 16 Width (if the recovery address is in EMIF16 space). 0 = 8-bit 1 = 16-bit
8	Wait	Extended Wait (if the recovery address is in EMIF16 space) 0 = Extended Wait disabled 1 = Extended Wait enabled
7	Recovery Master	Master performs hibernation recovery 0 = C66x CorePacs perform hibernation recovery 1 = ARM CorePac performs hibernation recovery
6-5	Local Reset Action	Action of Local Reset 00 = Idle on Local Reset 01 = Branch to the base of MSMC on Local Reset 10 = Branch to the base of DDR3 on Local Reset 11 = Branch to the base of L2 on Local Reset (C66x CorePac)
4-3	Stored Index	0-3 value latched in the SR bits of the DEVSTAT register
2	Hibernation Mode	Indicates whether the device is in hibernation mode 1 or mode 2. 0 = Hibernation mode 1 1 = Hibernation mode 2
1	Hibernation	Indicates whether the device is in hibernation mode or not. 0 = Not in hibernation mode 1 = Hibernation mode
0	Reserved	Reserved
<b>End of Table 8-39</b>		

**8.2.3.11 NMI Event Generation to C66x CorePac (NMIGRx) Register**

NMIGRx registers generate NMI events to the corresponding C66x CorePac. The TCI6636K2H has eight NMIGRx registers (NMIGR0 through NMIGR7). The NMIGR0 register generates an NMI event to C66x CorePac0, the NMIGR1 register generates an NMI event to C66x CorePac1, and so on. Writing a 1 to the NMIG field generates an NMI pulse. Writing a 0 has no effect and Reads return 0 and have no other effect. The NMI event generation to the C66x CorePac is shown in [Figure 8-22](#) and described in [Table 8-40](#).

**Figure 8-22 NMI Generation Register (NMIGRx)**

31	1	0
Reserved		NMIG
R-0000 0000 0000 0000 0000 0000 0000 0000		RW-0

Legend: RW = Read/Write; -n = value after reset

**Table 8-40 NMI Generation Register Field Descriptions**

Bit	Field	Description
31-1	Reserved	Reserved
0	NMIG	Reads return 0 Writes: 0 = No effect 1 = Creates NMI pulse to the corresponding C66x CorePac — C66x CorePac0 for NMIGR0, etc.

**End of Table 8-40**

**8.2.3.12 IPC Generation (IPCGRx) Registers**

The IPCGRx Registers facilitate inter-C66x CorePac interrupts.

The TCI6636K2H has twelve IPCGRx registers (IPCGR0 through IPCGR11 ). These registers can be used by external hosts or CorePacs to generate interrupts to other CorePacs. A write of 1 to the IPCG field of the IPCGRx register generates an interrupt pulse to the C66x CorePacx (0 <= x <= 7) or ARM CorePac core (x-8) (8<=x<=11).

These registers also provide a *Source ID* facility identifying up to 28 different sources of interrupts. Allocation of source bits to source processor and meaning is entirely based on software convention. The register field descriptions are given in the following tables. There can be numerous sources for these registers as this is completely controlled by software. Any master that has access to BOOTCFG module space can write to these registers. The IPC Generation Register is shown in [Figure 8-23](#) and described in [Table 8-41](#).

**Figure 8-23 IPC Generation Registers (IPCGRx)**

31	30	29	28	27	8	7	6	5	4	3	1	0
SRCS27	SRCS26	SRCS25	SRCS24	SRCS23 – SRCS4	SRCS3	SRCS2	SRCS1	SRCS0	Reserved	IPCG		
RW +0	RW +0	RW +0	RW +0	RW +0 (per bit field)	RW +0	RW +0	RW +0	RW +0	RW +0	R-000	RW +0	

Legend: R = Read only; RW = Read/Write; -n = value after reset

**Table 8-41 IPC Generation Registers Field Descriptions**

Bit	Field	Description
31-4	SRCSx	Reads return current value of internal register bit. Writes: 0 = No effect 1 = Sets both SRCSx and the corresponding SRCCx.
3-1	Reserved	Reserved
0	IPCG	Reads return 0. Writes: 0 = No effect 1 = Creates an inter-DSP/ARM interrupt.

End of Table 8-41

### 8.2.3.13 IPC Acknowledgement (IPCARx) Registers

The IPCARx registers facilitate inter-CorePac interrupt acknowledgement.

The TCI6636K2H has twelve IPCARx (IPCAR0 through IPCAR11) registers. These registers also provide a *Source ID* facility by which up to 28 different sources of interrupts can be identified. Allocation of source bits to source processor and meaning is entirely based on software convention. The register field descriptions are given in the following tables. Virtually anything can be a source for these registers as this is completely controlled by software. Any master that has access to BOOTCFG module space can write to these registers. The IPC Acknowledgement Register is shown in the following figure and table.

**Figure 8-24 IPC Acknowledgement Registers (IPCARx)**

31	30	29	28	27		8	7	6	5	4	3	0
SRCC27	SRCC26	SRCC25	SRCC24	SRCC23 – SRCC4			SRCC3	SRCC2	SRCC1	SRCC0	Reserved	
RW +0	RW +0	RW +0	RW +0	RW +0 (per bit field)			RW +0	RW +0	RW +0	RW +0	R-0000	

Legend: R = Read only; RW = Read/Write; -n = value after reset

**Table 8-42 IPC Acknowledgement Registers Field Descriptions**

Bit	Field	Description
31-4	SRCCx	Reads return current value of internal register bit. Writes: 0 = No effect 1 = Clears both SRCCx and the corresponding SRCSx
3-0	Reserved	Reserved

End of Table 8-42

### 8.2.3.14 IPC Generation Host (IPCGRH) Register

The IPCGRH register facilitates interrupts to external hosts. Operation and use of the IPCGRH register is the same as for other IPCGR registers. The interrupt output pulse created by the IPCGRH register appears on device pin HOUT.

The host interrupt output pulse is stretched so that it is asserted for four bootcfg clock cycles (SYSCLK1/6) followed by a deassertion of four bootcfg clock cycles. Generating the pulse results in a pulse-blocking window that is eight SYSCLK1/6-cycles long. Back-to-back writes to the IPCRGH register with the IPCG bit (bit 0) set, generates only one pulse if the back-to-back writes to IPCGRH are less than the eight SYSCLK1/6 cycle window — the pulse blocking window. To generate back-to-back pulses, the back-to-back writes to the IPCGRH register must be written after the eight SYSCLK1/6 cycle pulse-blocking window has elapsed. The IPC Generation Host Register is shown in [Figure 8-25](#) and described in [Table 8-43](#).

**Figure 8-25 IPC Generation Registers (IPCGRH)**

31	30	29	28	27		8	7	6	5	4	3		1	0
SRCS27	SRCS26	SRCS25	SRCS24	SRCS23 – SRCS4			SRCS3	SRCS2	SRCS1	SRCS0	Reserved		IPCG	
RW +0	RW +0	RW +0	RW +0	RW +0 (per bit field)			RW +0	RW +0	RW +0	RW +0	R-000		RW +0	

Legend: R = Read only; RW = Read/Write; -n = value after reset

**Table 8-43 IPC Generation Registers Field Descriptions**

Bit	Field	Description
31-4	SRCSx	Reads return current value of internal register bit. Writes: 0 = No effect 1 = Sets both SRCSx and the corresponding SRCCx.
3-1	Reserved	Reserved
0	IPCG	Reads return 0. Writes: 0 = No effect 1 = Creates an interrupt pulse on device pin (host interrupt/event output in HOUT pin)
<b>End of Table 8-43</b>		

### 8.2.3.15 IPC Acknowledgement Host (IPCARH) Register

The IPCARH register facilitates external host interrupts. Operation and use of the IPCARH register is the same as for other IPCAR registers. The IPC Acknowledgement Host Register is shown in [Figure 8-26](#) and described in [Table 8-44](#).

**Figure 8-26 IPC Acknowledgement Register (IPCARH)**

31	30	29	28	27		8	7	6	5	4	3		0
SRCC27	SRCC26	SRCC25	SRCC24	SRCC23 – SRCC4			SRCC3	SRCC2	SRCC1	SRCC0	Reserved		
RW +0	RW +0	RW +0	RW +0	RW +0 (per bit field)			RW +0	RW +0	RW +0	RW +0	R-0000		

Legend: R = Read only; RW = Read/Write; -n = value after reset

**Table 8-44 IPC Acknowledgement Register Field Descriptions**

Bit	Field	Description
31-4	SRCCx	Reads the return current value of the internal register bit. Writes: 0 = No effect 1 = Clears both SRCCx and the corresponding SRCSx
3-0	Reserved	Reserved
<b>End of Table 8-44</b>		



### 8.2.3.16 Timer Input Selection Register (TINPSEL)

The Timer Input Selection Register selects timer inputs and is shown in [Figure 8-27](#) and described in [Table 8-45](#).

**Figure 8-27 Timer Input Selection Register (TINPSEL)**

31	30	29	28	27	26	25	24
TINPHSEL15	TINPLSEL15	TINPHSEL14	TINPLSEL14	TINPHSEL13	TINPLSEL13	TINPHSEL12	TINPLSEL12
RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0
23	22	21	20	19	18	17	16
TINPHSEL11	TINPLSEL11	TINPHSEL10	TINPLSEL10	TINPHSEL9	TINPLSEL9	TINPHSEL8	TINPLSEL8
RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0
15	14	13	12	11	10	9	8
TINPHSEL7	TINPLSEL7	TINPHSEL6	TINPLSEL6	TINPHSEL5	TINPLSEL5	TINPHSEL4	TINPLSEL4
RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0
7	6	5	4	3	2	1	0
TINPHSEL3	TINPLSEL3	TINPHSEL2	TINPLSEL2	TINPHSEL1	TINPLSEL1	TINPHSELO	TINPLSELO
RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0

Legend: R = Read only; RW = Read/Write; -n = value after reset

**Table 8-45 Timer Input Selection Field Description (Part 1 of 3)**

Bit	Field	Description
31	TINPHSEL15	Input select for TIMER15 high. 0 = TIMIO 1 = TIMI1
30	TINPLSEL15	Input select for TIMER15 low. 0 = TIMIO 1 = TIMI1
29	TINPHSEL14	Input select for TIMER14 high. 0 = TIMIO 1 = TIMI1
28	TINPLSEL14	Input select for TIMER14 low. 0 = TIMIO 1 = TIMI1
27	TINPHSEL13	Input select for TIMER13 high. 0 = TIMIO 1 = TIMI1
26	TINPLSEL13	Input select for TIMER13 low. 0 = TIMIO 1 = TIMI1
25	TINPHSEL12	Input select for TIMER12 high. 0 = TIMIO 1 = TIMI1
24	TINPLSEL12	Input select for TIMER12low. 0 = TIMIO 1 = TIMI1
23	TINPHSEL11	Input select for TIMER11 high. 0 = TIMIO 1 = TIMI1

**Table 8-45 Timer Input Selection Field Description (Part 2 of 3)**

Bit	Field	Description
22	TINPLSEL11	Input select for TIMER11 low. 0 = TIMI0 1 = TIMI1
21	TINPHSEL10	Input select for TIMER10 high. 0 = TIMI0 1 = TIMI1
20	TINPLSEL10	Input select for TIMER10 low. 0 = TIMI0 1 = TIMI1
19	TINPHSEL9	Input select for TIMER9 high. 0 = TIMI0 1 = TIMI1
18	TINPLSEL9	Input select for TIMER9 low. 0 = TIMI0 1 = TIMI1
17	TINPHSEL8	Input select for TIMER8 high. 0 = TIMI0 1 = TIMI1
16	TINPLSEL8	Input select for TIMER8 low. 0 = TIMI0 1 = TIMI1
15	TINPHSEL7	Input select for TIMER7 high. 0 = TIMI0 1 = TIMI1
14	TINPLSEL7	Input select for TIMER7 low. 0 = TIMI0 1 = TIMI1
13	TINPHSEL6	Input select for TIMER6 high. 0 = TIMI0 1 = TIMI1
12	TINPLSEL6	Input select for TIMER6 low. 0 = TIMI0 1 = TIMI1
11	TINPHSEL5	Input select for TIMER5 high. 0 = TIMI0 1 = TIMI1
10	TINPLSEL5	Input select for TIMER5 low. 0 = TIMI0 1 = TIMI1
9	TINPHSEL4	Input select for TIMER4 high. 0 = TIMI0 1 = TIMI1
8	TINPLSEL4	Input select for TIMER4 low. 0 = TIMI0 1 = TIMI1
7	TINPHSEL3	Input select for TIMER3 high. 0 = TIMI0 1 = TIMI1
6	TINPLSEL3	Input select for TIMER3 low. 0 = TIMI0 1 = TIMI1

**Table 8-45 Timer Input Selection Field Description (Part 3 of 3)**

Bit	Field	Description
5	TINPHSEL2	Input select for TIMER2 high. 0 = TIMIO 1 = TIMI1
4	TINPLSEL2	Input select for TIMER2 low. 0 = TIMIO 1 = TIMI1
3	TINPHSEL1	Input select for TIMER1 high. 0 = TIMIO 1 = TIMI1
2	TINPLSEL1	Input select for TIMER1 low. 0 = TIMIO 1 = TIMI1
1	TINPHSEL0	Input select for TIMER0 high. 0 = TIMIO 1 = TIMI1
0	TINPLSEL0	Input select for TIMER0 low. 0 = TIMIO 1 = TIMI1

**End of Table 8-45**

### 8.2.3.17 Timer Output Selection Register (TOUTPSEL)

The control register TOUTSEL handles the timer output selection and is shown in [Figure 8-28](#) and described in [Table 8-46](#).

**Figure 8-28 Timer Output Selection Register (TOUTPSEL)**

31	10 9	5 4	0
Reserved		TOUTPSEL1	TOUTPSEL0
R-000000000000000000000000		RW-00001	RW-00000

Legend: R = Read only; RW = Read/Write; -n = value after reset



### 8.2.3.18 Reset Mux (RSTMUXx) Register

Software controls the Reset Mux block through the reset multiplex registers using RSTMUX0 through RSTMUX11 for each of the C66x CorePacs and ARM CorePac on the device. These registers are located in Bootcfg memory space. The Reset Mux Register is shown in the figure and table below.

**Figure 8-29 Reset Mux Register**

31	10	9	8	7	5	4	3	1	0
Reserved		EVTSTATCLR	Reserved		DELAY	EVTSTAT	OMODE		LOCK
R-0000 0000 0000 0000 0000 00		RC-0	R-0		RW-100	R-0	RW-000		RW-0

Legend: R = Read only; RW = Read/Write; -n = value after reset; RC = Read only and write 1 to clear


**Table 8-47 Reset Mux Register Field Descriptions**

Bit	Field	Description
31-10	Reserved	Reserved
9	EVTSTATCLR	Clear event status 0 = Writing 0 has no effect 1 = Writing 1 to this bit clears the EVTSTAT bit
8	Reserved	Reserved
7-5	DELAY	Delay cycles between NMI & local reset 000b = 256 SYSCLK1/6 cycles delay between NMI & local reset, when OMODE = 100b 001b = 512 SYSCLK1/6 cycles delay between NMI & local reset, when OMODE = 100b 010b = 1024 SYSCLK1/6 cycles delay between NMI & local reset, when OMODE = 100b 011b = 2048 SYSCLK1/6 cycles delay between NMI & local reset, when OMODE = 100b 100b = 4096 SYSCLK1/6 cycles delay between NMI & local reset, when OMODE = 100b (default) 101b = 8192 SYSCLK1/6 cycles delay between NMI & local reset, when OMODE = 100b 110b = 16384 SYSCLK1/6 cycles delay between NMI & local reset, when OMODE = 100b 111b = 32768 SYSCLK1/6 cycles delay between NMI & local reset, when OMODE = 100b
4	EVTSTAT	Event status 0 = No event received (Default) 1 = WD timer event received by Reset Mux block
3-1	OMODE	Timer event operation mode 000b = WD timer event input to the Reset Mux block does not cause any output event (default) 001b = Reserved 010b = WD Timer Event input to the Reset Mux block causes local reset input to C66x CorePac. Note that for Cortex-A15 processor watchdog timers, the Local Reset output event of the RSTMUX logic is connected to the Device Reset generation to generate reset to PLL Controller. 011b = WD Timer Event input to the Reset Mux block causes NMI input to C66x CorePac. Note that for Cortex-A15 processor watchdog timers, the Local Reset output event of the RSTMUX logic is connected to the Device Reset generation to generate reset to PLL Controller. 100b = WD Timer Event input to the Reset Mux block causes NMI input followed by local reset input to C66x CorePac. Delay between NMI and local reset is set in DELAY bit field. Note that for Cortex-A15 processor watchdog timers, the Local Reset output event of the RSTMUX logic is connected to the Device Reset generation to generate reset to PLL Controller. 101b = WD timer event input to the Reset Mux block causes device reset to TCI6636K2H. Note that for Cortex-A15 processor watchdog timers, the Local Reset output event of the RSTMUX logic is connected to the Device Reset generation to generate reset to PLL Controller. 110b = Reserved 111b = Reserved
0	LOCK	Lock register fields 0 = Register fields are not locked (default) 1 = Register fields are locked until the next timer reset
<b>End of Table 8-47</b>		

**8.2.3.19 Device Speed (DEVSPEED) Register**

The Device Speed Register shows the device speed grade and is shown below.

**Figure 8-30 Device Speed Register (DEVSPEED)**



Legend: R = Read only; -n = value after reset

**Table 8-48 Device Speed Register Field Descriptions**

Bit	Field	Description
31-28	Reserved	Reserved. Read only
27-16	DEVSPEED	Indicates the speed of the device (read only) 0b0000 0000 0000 = 800 MHz 0b0000 0000 0001 = 1000 MHz 0b0000 0000 001x = 1200 MHz 0b0000 0000 01xx = Reserved 0b0000 0000 1xxx = Reserved 0b0000 0001 xxxx = Reserved 0b0000 001x xxxx = Reserved 0b0000 01xx xxxx = Reserved 0b0000 1xxx xxxx = 1200 MHz 0b0001 xxxx xxxx = 1000 MHz 0b001x xxxx xxxx = 800 MHz
15-12	Reserved	Reserved. Read only
11-0	ARMSPEED	Indicates the speed of the ARM (read only) 0b0000 0000 0000 = 800 MHz 0b0000 0000 0001 = 1000 MHz 0b0000 0000 001x = 1200 MHz 0b0000 0000 01xx = 1350 MHz <sup>(1)</sup> 0b0000 0000 1xxx = 1400 MHz <sup>(1)</sup> 0b0000 0001 xxxx = Reserved 0b0000 001x xxxx = 1400 MHz <sup>(1)</sup> 0b0000 01xx xxxx = 1350.8 MHz <sup>(1)</sup> 0b0000 1xxx xxxx = 1200 MHz 0b0001 xxxx xxxx = 1000 MHz 0b001x xxxx xxxx = 800 MHz
<b>End of Table 8-48</b>		

<sup>1</sup> Possible future support

### 8.2.3.20 ARM Endian Configuration Register 0 (ARMENDIAN\_CFGr\_0), r=0..7

The registers defined in ARM Configuration Register 0 (ARMENDIAN\_CFGr\_0) and ARM Configuration Register 1 (ARMENDIAN\_CFGr\_1) control the way Cortex-A15 processor core access to peripheral MMRs shows up in the Cortex-A15 processor registers. The purpose is to provide an endian-invariant view of the peripheral MMRs when performing a 32-bit access. (Only one of the eight register sets is shown.)

**Figure 8-31 ARM Endian Configuration Register 0 (ARMENDIAN\_CFGr\_0), r=0..7**

31	8 7	0
BASEADDR		Reserved
RW-0000 0000 0000 0000 0000 0000		R-0000 0000

Legend: RW = Read/Write; -n = value after reset

**Table 8-49 ARM Endian Configuration Register 0 Field Descriptions**

Bit	Field	Description
31-8	BASEADDR	24-bit Base Address of Configuration Region R This base address defines the start of a contiguous block of Memory Mapped Register space for which a word swap is done by the ARM CorePac bridge.
7-0	Reserved	Reserved
<b>End of Table 8-49</b>		

### 8.2.3.21 ARM Endian Configuration Register 1 (ARMENDIAN\_CFGr\_1), r=0..7

**Figure 8-32 ARM Endian Configuration Register 1 (ARMENDIAN\_CFGr\_1), r=0..7**

31	4 3	0
Reserved		SIZE
R-0000 0000 0000 0000 0000 0000 0000		RW-0000

Legend: RW = Read/Write; -n = value after reset

**Table 8-50 ARM Endian Configuration Register 1 Field Descriptions**

Bit	Field	Description
31-4	Reserved	Reserved
3-0	SIZE	4-bit encoded size of Configuration Region R The value in the SIZE field defines the size of the contiguous block of Memory Mapped Register space for which a word swap is done by the ARM CorePac bridge (starting from ARMENDIAN_CFGr_0.BASEADDR). 0000 : 64KB 0001 : 128KB 0010 : 256KB 0011 : 512KB 0100 : 1MB 0101 : 2MB 0110 : 4MB 0111 : 8MB 1000 : 16MB 1001 : 32MB 1010 : 64MB 1011 : 128MB Others : Reserved
<b>End of Table 8-50</b>		

**8.2.3.22 ARM Endian Configuration Register 2 (ARMENDIAN\_CFGr\_2), r=0..7**

The registers defined in ARM Configuration Register 2 (ARMENDIAN\_CFGr\_2) enable the word swapping of a region.

**Figure 8-33 ARM Endian Configuration Register 2 (ARMENDIAN\_CFGr\_2), r=0..7**

31		1	0
	Reserved		DIS
	R-0000 0000 0000 0000 0000 0000 0000 0000		RW-0

Legend: RW = Read/Write; -n = value after reset

**Table 8-51 ARM Endian Configuration Register 2 Field Descriptions**

Bit	Field	Description
31-1	Reserved	Reserved
0	DIS	Disabling the word swap of a region 0 : Enable word swap for region 1 : Disable word swap for region
<b>End of Table 8-51</b>		

**8.2.3.23 Chip Miscellaneous Control (CHIP\_MISC\_CTL0) Register**

**Figure 8-34 Chip Miscellaneous Control Register (CHIP\_MISC\_CTL0)**

31					19			18				17
	Reserved					USB_PME_EN			AETMUXSEL1			
	R-0					RW-0			RW-0			
	16	15	14	13	12	11	3	2			0	
	AETMUXSEL0	Reserved		RAC01_DIS	MSMC_BLOCK_PARITY_RST		Reserved		QM_PRIORITY			
	RW-0	RW-0		RW-0	RW-0		RW-0		RW-0			

Legend: R = Read only; W = Write only; -n = value after reset

**Table 8-52 Chip Miscellaneous Control Register (CHIP\_MISC\_CTL0) Field Descriptions (Part 1 of 2)**

Bit	Field	Description
31-19	Reserved	Reserved.
18	USB_PME_EN	Enables wakeup event generation from USB 0 = Disable PME event generation 1 = Enable PME event generation
17	AETMUXSEL1	Controls the mux that selects whether an AET event from EDMA CC2 or EDMA CC3 is connected to the C66x Interrupt Controller 0 = EDMA CC2 (default) 1 = EDMA CC3
16	AETMUXSEL0	Controls the mux that selects whether an AET event from EDMA CC2 or EDMA CC4 is connected to the C66x Interrupt Controller 0 = EDMA CC2 (default) 1 = EDMA CC4
15-14	Reserved	
13	RAC01_DIS	Controls RAC broadcaster indicates presence/absence of RAC 0/1 1 = RAC is Disabled 0 = RAC is Enabled



**Table 8-52 Chip Miscellaneous Control Register (CHIP\_MISC\_CTL0) Field Descriptions (Part 2 of 2)**

Bit	Field	Description
12	MSMC_BLOCK_PARITY_RST	Controls MSMC parity RAM reset. When set to '1' means the MSMC parity RAM will not be reset.
11-3	Reserved	Reserved
2-0	QM_PRIORITY	Control the priority level for the transactions from QM_Master port, which access the external linking RAM.
<b>End of Table 8-52</b>		

### 8.2.3.24 Chip Miscellaneous Control (CHIP\_MISC\_CTL1) Register

**Figure 8-35 Chip Miscellaneous Control Register (CHIP\_MISC\_CTL1)**

31	15	14	13	12	0
Reserved		IO_TRACE_SEL	ARM_PLL_EN	Reserved	
R- 0000 0000 00000000		RW-0	RW-0	RW-00000000000000	

Legend: R = Read only; RW = Read/Write; -n = value after reset

**Table 8-53 Chip Miscellaneous Control Register (CHIP\_MISC\_CTL1) Field Descriptions**

Bit	Field	Description
31-15	Reserved	Reserved.
14	IO_TRACE_SEL	This bit controls the pin muxing of GPIO[31:17] and EMU[33:19] pin 0 = GPIO[31:17] is selected 1 = EMU[33:19] pins is selected
13	ARM_PLL_EN	This bit controls the glitchfree clock mux between bypass clock and ARM PLL output clock 0 = Bypass clock (default) 1 = PLL output clock
12-0	Reserved	
<b>End of Table 8-53</b>		

### 8.2.3.25 System Endian Status Register (SYSENDSTAT)

This register provides a way for reading the system endianness in an endian-neutral way. A zero value indicates big endian and a non-zero value indicates little endian. The SYSENDSTAT register captures the LENDIAN bootmode pin and is used by the BOOTROM to guide the bootflow. The value is latched on the rising edge of  $\overline{\text{POR}}$  or  $\overline{\text{RESETFULL}}$ .

**Figure 8-36 System Endian Status Register**

31	1	0
Reserved		SYSENDSTAT
R-0000 0000 0000 0000 0000 0000 0000 000		R-0

Legend: RW = Read/Write; -n = value after reset


**Table 8-54 System Endian Status Register Descriptions**

Bit	Field	Description
31-1	Reserved	Reserved
0	SYSENDSTAT	Reflects the same value as the LENDIAN bit in the DEVSTAT register. 0 - C66x/System is in Big Endian 1 - C66x/System is in Little Endian
<b>End of Table 8-54</b>		

**8.2.3.26 SYNECLK\_PINCTL Register**

This register controls the routing of recovered clock signals from any Ethernet port (SGMII of the multiport switches) to the two clock outputs TSRXCLKOUT0/TSRXCLKOUT1.

**Figure 8-37 SYNECLK\_PINCTL Register**



Legend: RW = Read/Write; -n = value after reset


**Table 8-55 SYNECLK\_PINCTL Register Descriptions**

Bit	Field	Description
31-7	Reserved	
6-4	TSRXCLKOUT1SEL	000 = SGMII Lane 0 rxbclk 001 = SGMII Lane 1 rxbclk 010 = SGMII Lane 2 rxbclk 011 = SGMII Lane 3 rxbclk 100 = Reserved. Do not write. 101 = Reserved. Do not write. 110 = Reserved. Do not write. 111 = Reserved. Do not write.
3	Reserved	
2-0	TSRXCLKOUT0SEL	000 = SGMII Lane 0 rxbclk 001 = SGMII Lane 1 rxbclk 010 = SGMII Lane 2 rxbclk 011 = SGMII Lane 3 rxbclk 100 = Reserved. Do not write. 101 = Reserved. Do not write. 110 = Reserved. Do not write. 111 = Reserved. Do not write.
<b>End of Table 8-55</b>		

**8.2.3.27 USB PHY Control (USB\_PHY\_CTLx) Registers**

These registers control the USB PHY.

**Figure 8-38 USB\_PHY\_CTL0 Register**



**Figure 8-38 USB\_PHY\_CTL0 Register**

10	9	8	7	6	5
PHY_RTUNE_REQ	Reserved	PHY_TC_VATESTENB	PHY_TC_TEST_POWERDOWN_SSP	PHY_TC_TEST_POWERDOWN_HSP	
R/W-0	R-0	R/W-00	R/W-0		R/W-0
4	3	2	1	0	
PHY_TC_LOOPBACKENB	Reserved	UTMI_VBAUSVLDEXT	UTMI_TXBITSTUFFENH	UTMI_TXBITSTUFFEN	
R/W-0	R-0	R/W-0	R/W-0	R/W-0	

Legend: R = Read only; W = Write only; -n = value after reset


**Table 8-56 USB\_PHY\_CTL0 Register Field Descriptions (Part 1 of 2)**

Bit	Field	Description
31-12	Reserved	Reserved
11	PHY_RTUNE_ACK	The PHY uses an external resistor to calibrate the termination impedances of the PHY's high-speed inputs and outputs. The resistor is shared between the USB2.0 high-speed outputs and the Super-speed I/O. Each time the PHY is taken out of a reset, a termination calibration is performed. For SS link, the calibration can also be requested externally by asserting the PHY_RTUNE_REQ. When the calibration is complete, the PHY_RTUNE_ACK transitions low. A resistor calibration on the SS link cannot be performed while the link is operational
10	PHY_RTUNE_REQ	See PHY_RTUNE_ACK.
9	Reserved	Reserved
8-7	PHY_TC_VATESTENB	Analog Test Pin Select. Enables analog test voltages to be placed on the ID pin. 11 = Invalid setting. 10 = Invalid setting. 01 = Analog test voltages can be viewed or applied on ID. 00 = Analog test voltages cannot be viewed or applied on ID.
6	PHY_TC_TEST_POWERDOWN_SSP	SS Function Circuits Power-Down Control. Powers down all SS function circuitry in the PHY for IDDQ testing.
5	PHY_TC_TEST_POWERDOWN_HSP	HS Function Circuits Power-Down Control Powers down all HS function circuitry in the PHY for IDDQ testing.
4	PHY_TC_LOOPBACKENB	Loop-back Test Enable Places the USB3.0 PHY in HS Loop-back mode, which concurrently enables the HS receive and transmit logic. 1 = During HS data transmission, the HS receive logic is enabled. 0 = During HS data transmission, the HS receive logic is disabled.
3	Reserved	Reserved
2	UTMI_VBAUSVLDEXT	External VBUS Valid Indicator Function: Valid in Device mode and only when the VBUSVLDEXTSEL signal is set to 1'b1. VBUSVLDEXT indicates whether the VBUS signal on the USB cable is valid. In addition, VBUSVLDEXT enables the pull-up resistor on the D+ line. 1 = VBUS signal is valid, and the pull-up resistor on D+ is enabled. 0 = VBUS signal is not valid, and the pull-up resistor on D+ is disabled.

**Table 8-56 USB\_PHY\_CTL0 Register Field Descriptions (Part 2 of 2)**

Bit	Field	Description
1	UTMI_TXBITSTUFFENH	High-byte Transmit Bit-Stuffing Enable Function: controls bit stuffing on DATAINH[7:0] when OPMODE[1:0]=11b. 1 = Bit stuffing is enabled. 0 = Bit stuffing is disabled.
0	UTMI_TXBITSTUFFEN	Low-byte Transmit Bit-Stuffing Enable Function: controls bit stuffing on DATAIN[7:0] when OPMODE[1:0]=11b. 1 = Bit stuffing is enabled. 0 = Bit stuffing is disabled.
<b>End of Table 8-56</b>		

**Figure 8-39 USB\_PHY\_CTL1 Register**



Legend: R = Read only; R/W = Read/Write, -n = value after reset

**Table 8-57 USB\_PHY\_CTL1 Register Field Descriptions**

Bit	Field	Description
31-6	Reserved	Reserved
5	PIPE_REF_CLKREQ_N	Reference Clock Removal Acknowledge. When the pipeP_power-down control into the PHY turns off the MPLL in the P3 state, PIPE_REF_CLKREQ_N is asserted after the PLL is stable and the reference clock can be removed.
4	PIPE_TX2RX_LOOPBK	Loop-back. When this signal is asserted, data from the transmit predriver is looped back to the receiver slicers. LOS is bypassed and based on the tx_en input so that rx_los=!tx_data_en.
3	PIPE_EXT_PCLK_REQ	External PIPE Clock Enable Request. When asserted, this signal enables the pipeP_pclk output regardless of power state (along with the associated increase in power consumption).
2	PIPE_ALT_CLK_SEL	Alternate Clock Source Select. Selects the alternate clock sources instead of the internal MPLL outputs for the PCS clocks. 1 = Uses alternate clocks. 0 = Users internal MPLL clocks. Change only during a reset.
1	PIPE_ALT_CLK_REQ	Alternate Clock Source Request. Indicates that the alternate clocks are needed by the slave PCS (that is, to boot the master MPLL). Connect to the alt_clk_en on the master.
0	PIPE_ALT_CLK_EN	Alternate Clock Enable. Enables the ref_pcs_clk and ref_pipe_pclk output clocks (if necessary, powers up the MPLL).
<b>End of Table 8-57</b>		

**Figure 8-40 USB\_PHY\_CTL2 Register**

31	30	29	27	26	23	22	21	
Reserved		PHY_PC_LOS_BIAS		PHY_PC_TXVREFTUNE		PHY_PC_TXRISETUNE		
R-0		R/W-101		R/W-1000		R/W-01		
20	19	18	17	16	15	14	14	
PHY_PC_TXRESTUNE		PHY_PC_TXPREEMPPULSETUNE		PHY_PC_TXPREEMPAMPTUNE		PHY_PC_TXHSXVTUNE		
R/W-01		R/W-0		R/W-00		R/W-11		
13	10	9	7	6	4	3	2	0
PHY_PC_TXFSLSTUNE		PHY_PC_SQRXTUNE		PHY_PC_OTGTUNE		Reserved		PHY_PC_COMPDISTUNE
R/W-0011		R/W-011		R/W-100		R-0		R/W-100

Legend: R = Read only; R/W = Read/Write, -n = value after reset


**Table 8-58 USB\_PHY\_CTL2 Register Field Descriptions (Part 1 of 2)**

Bit	Field	Description
31-30	Reserved	Reserved
29-27	PHY_PC_LOS_BIAS	Loss-of-Signal Detector Threshold Level Control. Sets the LOS detection threshold level. +1 = results in a +15 mVp incremental change in the LOS threshold. -1 = results in a -15 mVp incremental change in the LOS threshold. Note: the 000b setting is reserved and must not be used.
26-23	PHY_PC_TXVREFTUNE	HS DC Voltage Level Adjustment. Adjusts the high-speed DC level voltage. +1 = results in a +1.25% incremental change in high-speed DC voltage level. -1 = results in a -1.25% incremental change in high-speed DC voltage level.
22-21	PHY_PC_TXRISETUNE	HS Transmitter Rise/Fall Time Adjustment. Adjusts the rise/fall times of the high-speed waveform. +1 = results in a -4% incremental change in the HS rise/fall time. -1 = results in a +4% incremental change in the HS rise/fall time.
20-19	PHY_PC_TXRESTUNE	USB Source Impedance Adjustment. Some applications require additional devices to be added on the USB, such as a series switch, which can add significant series resistance. This bus adjusts the driver source impedance to compensate for added series resistance on the USB.
18	PHY_PC_TXPREEMPPULSETUNE	HS Transmitter Pre-Emphasis Duration Control. Controls the duration for which the HS pre-emphasis current is sourced onto DP or DM. It is defined in terms of unit amounts. One unit of pre-emphasis duration is approximately 580 ps and is defined as 1x pre-emphasis duration. This signal valid only if either txpreempamptune[1] or txpreempamptune[0] is set to 1. 1 = 1x, short pre-emphasis current duration. 0 = 2x, long pre-emphasis current duration.
17-16	PHY_PC_TXPREEMPAMPTUNE	HS Transmitter Pre-Emphasis Current Control. Controls the amount of current sourced to DP and DM after a J-to-K or K-to-J transition. The HS Transmitter pre-emphasis current is defined in terms of unit amounts. One unit amount is approximately 600 $\mu$ A and is defined as 1x pre-emphasis current. 11 = 3x pre-emphasis current. 10 = 2x pre-emphasis current. 01 = 1x pre-emphasis current. 00 = HS Transmitter pre-emphasis is disabled.

**Table 8-58 USB\_PHY\_CTL2 Register Field Descriptions (Part 2 of 2)**

Bit	Field	Description
15-14	PHY_PC_TXHSXVTUNE	Transmitter High-Speed Crossover Adjustment. Adjusts the voltage at which the DP and DM signals cross while transmitting in HS mode. 11 = Default setting. 10 = +15 mV 01 = -15 mV 00 = Reserved
13-10	PHY_PC_TXFSLSTUNE	FS/LS Source Impedance Adjustment. Adjusts the low- and full-speed single-ended source impedance while driving high. This parameter control is encoded in thermometer code. +1 = results in a -2.5% incremental change in threshold voltage level. -1 = results in a +2.5% incremental change in threshold voltage level. Any non-thermometer code setting (that is 1001) is not supported and reserved.
9-7	PHY_PC_SQRXTUNE	Squelch Threshold Adjustment. Adjusts the voltage level for the threshold used to detect valid high-speed data. +1 = results in a -5% incremental change in threshold voltage level. -1 = results in a +5% incremental change in threshold voltage level.
6-4	PHY_PC_OTGTUNE	VBUS Valid Threshold Adjustment. Adjusts the voltage level for the VBUS valid threshold. +1 = results in a +1.5% incremental change in threshold voltage level. -1 = results in a -1.5% incremental change in threshold voltage level.
3	Reserved	Reserved
2-0	PHY_PC_COMPDISTUNE	Disconnect Threshold Adjustment. Adjusts the voltage level for the threshold used to detect a disconnect event at the host. +1 = results in a +1.5% incremental change in the threshold voltage level. -1 = results in a -1.5% incremental change in the threshold voltage level.
<b>End of Table 8-58</b>		

**Figure 8-41 USB\_PHY\_CTL3 Register**



**Table 8-59 USB\_PHY\_CTL3 Register Field Descriptions (Part 1 of 2)**

Bit	Field	Description
31-30	Reserved	Reserved
29-23	PHY_PC_PCS_TX_SWING_FULL	Tx Amplitude (Full Swing Mode). Sets the launch amplitude of the transmitter. It can be used to tune Rx eye for compliance.
22-17	PHY_PC_PCS_TX_DEEMPH_6DB	Tx De-Emphasis at 6 dB. Sets the Tx driver de-emphasis value when pipeP_tx_deemph[1:0] is set to 10b (according to the PIPE3 specification). This bus is provided for completeness and as a second potential launch amplitude.

**Table 8-59 USB\_PHY\_CTL3 Register Field Descriptions (Part 2 of 2)**

Bit	Field	Description
16-11	Reserved	Reserved
10-5	PHY_PC_PCS_TX_DEEMPH_3P5DB	Tx De-Emphasis at 3.5 dB. Sets the Tx driver de-emphasis value when pipeP_tx_deemph[1:0] is set to 10b (according to the PIPE3 specification). Can be used for Rx eye compliance.
4-0	PHY_PC_LOS_LEVEL	Loss-of-Signal Detector Sensitivity Level Control. Sets the LOS detection threshold level. This signal must be set to 0x9.
<b>End of Table 8-59</b>		

**Figure 8-42 USB\_PHY\_CTL4 Register**

31	30	29	28			
PHY_SSC_EN	PHY_REF_USE_PAD	PHY_REF_SSP_EN	PHY_MPLL_REFSSC_CLK_EN			
R/W-1	R/W-0	R/W-0	R/W-0			
27	22	21	20	19	18	17
PHY_FSEL	PHY_RETENABLEN	PHY_REFCLKSEL	PHY_COMMONONN	Reserved		
R/W-100111	R/W-1	R/W-10	R/W-0	R-0		
16	15	14	12	11	7	6 0
PHY_OTG_VBUSVLDEXTSEL	PHY_OTG_OTGDISABLE	PHY_PC_TX_VBOOST_LVL	PHY_PC_LANE0_TX_TERM_OFFSET	Reserved		
R/W-0	R/W-1	R/W-100	R/W-0000	R-0		

Legend: R = Read only; R/W = Read/Write, -n = value after reset


**Table 8-60 USB\_PHY\_CTL4 Register Field Descriptions (Part 1 of 2)**

Bit	Field	Description
31	PHY_SSC_EN	Spread Spectrum Enable. Enables spread spectrum clock production (0.5% down-spread at ~31.5 KHz) in the USB3.0 PHY. If the reference clock already has spread spectrum applied, ssc_en must be de-asserted.
30	PHY_REF_USE_PAD	Select Reference Clock Connected to ref_pad_clk_{p,m}. When asserted, selects the external ref_pad_clk_{p,m} inputs as the reference clock source. When de-asserted, ref_alt_clk_{p,m} are selected for an on-chip reference clock source.
29	PHY_REF_SSP_EN	Reference Clock Enables for SS function. Enables the reference clock to the prescaler. The ref_ssp_en signal must remain de asserted until the reference clock is running at the appropriate frequency, at which point ref_ssp_en can be asserted. For lower power states, ref_ssp_en can also be de asserted.
28	PHY_MPLL_REFSSC_CLK_EN	Double-Word Clock Enable. Enables/disables the mpll_refssc_clk signal. To prevent clock glitch, it must be changed when the PHY is inactive.
27-22	PHY_FSEL	Frequency Selection. Selects the reference clock frequency used for both SS and HS operations. The value for fsel combined with the other clock and enable signals will determine the clock frequency used for SS and HS operations and if a shared or separate reference clock will be used.
21	PHY_RETENABLEN	Lowered Digital Supply Indicator. Indicates that the vp digital power supply has been lowered in Suspend mode. This signal must be de-asserted before the digital power supply is lowered. 1 = Normal operating mode. 0 = The analog blocks are powered down.

**Table 8-60 USB\_PHY\_CTL4 Register Field Descriptions (Part 2 of 2)**

Bit	Field	Description
20-19	PHY_REFCLKSEL	Reference Clock Select for PLL Block. Selects reference clock source for the HS PLL block. 11 = HS PLL uses EXTREFCLK as reference. 10 = HS PLL uses either ref_pad_clk_{p,m} or ref_alt_clk_{p,m} as reference. x0 = Reserved.
18	PHY_COMMONONN	Common Block Power-Down Control. Controls the power-down signals in the HS Bias and PLL blocks when the USB3.0 PHY is in Suspend or Sleep mode. 1 = In Suspend or Sleep mode, the HS Bias and PLL blocks are powered down. 0 = In Suspend or Sleep mode, the HS Bias and PLL blocks remain powered and continue to draw current.
17	Reserved	Reserved
16	PHY_OTG_VBUSVLDEXTSEL	External VBUS Valid Select. Selects the VBUSVLDEXT input or the internal Session Valid comparator to indicate when the VBUS signal on the USB cable is valid. 1 = VBUSVLDEXT input is used. 0 = Internal Session Valid comparator is used.
15	PHY_OTG_OTGDISABLE	OTG Block Disable. Powers down the OTG block, which disables the VBUS Valid and Session End comparators. The Session Valid comparator (the output of which is used to enable the pull-up resistor on DP in Device mode) is always on irrespective of the state of otgdisable. If the application does not use the OTG function, setting this signal to high to save power. 1 = OTG block is powered down. 0 = OTG block is powered up.
14-12	PHY_PC_TX_VBOOST_LVL	Tx Voltage Boost Level. Sets the boosted transmit launch amplitude (mV <sub>ppd</sub> ). The default setting is intended to set the launch amplitude to approximately 1,008mV <sub>ppd</sub> . +1 = results in a +156 mV <sub>ppd</sub> change in the Tx launch amplitude. -1 = results in a -156 mV <sub>ppd</sub> change in the Tx launch amplitude.
11-7	PHY_PC_LANE0_TX_TERM_OFFSET	Transmitter Termination Offset. Enables adjusting the transmitter termination value from the default value of 60 Ω.
6-0	Reserved	Reserved
<b>End of Table 8-60</b>		

**Figure 8-43 USB\_PHY\_CTL5 Register**



Legend: R = Read only; R/W = Read/Write, -n = value after reset



**Table 8-61 USB\_PHY\_CTL5 Register Field Descriptions**

Bit	Field	Description
31-21	Reserved	Reserved
20	PHY_REF_CLKDIV2	Input Reference Clock Divider Control. If the input reference clock frequency is greater than 100 MHz, this signal must be asserted. The reference clock frequency is then divided by 2 to keep it in the range required by the MPLL. When this input is asserted, the ref_ana_usb2_clk (if used) frequency will be the reference clock frequency divided by 4.
19-13	PHY_MPLL_MULTIPLIER[6:0]	MPLL Frequency Multiplier Control. Multiplies the reference clock to a frequency suitable for intended operating speed.
12-4	PHY_SSC_REF_CLK_SEL	Spread Spectrum Reference Clock Shifting. Enables non-standard oscillator frequencies to generate targeted MPLL output rates. Input corresponds to frequency-synthesis coefficient. . ssc_ref_clk_sel[8:6] = modulus - 1 . ssc_ref_clk_sel[5:0] = 2's complement push amount.
3	Reserved	Reserved
2-0	PHY_SSC_RANGE	Spread Spectrum Clock Range. Selects the range of spread spectrum modulation when ssc_en is asserted and the PHY is spreading the high-speed transmit clocks. Applies a fixed offset to the phase accumulator.

**End of Table 8-61**

## 9 Device Operating Conditions

### 9.1 Absolute Maximum Ratings

**Table 9-1 Absolute Maximum Ratings<sup>(1)</sup>  
Over Operating Case Temperature Range (Unless Otherwise Noted)**

Supply voltage range <sup>(2)</sup> :	CVDD	-0.3 V to 1.3 V	
	CVDD1	-0.3 V to 1.3 V	
	CVDDT1	-0.3 V to 1.3 V	
	DVDD15	-0.3 V to 1.98 V	
	DVDD18	-0.3 V to 2.45 V	
	DVDD33	-0.3V to 3.63 V	
	DDR3VREFSSTL	$0.49 \times DVDD15$ to $0.51 \times DVDD15$	
	VDDAHV	-0.3 V to 1.98 V	
	VDDALV	-0.3 V to 0.935 V	
	VDDUSB	-0.3V to 0.935 V	
	AVDDA1, AVDDA2, AVDDA3,AVDDA4, AVDDA5	-0.3 V to 1.98 V	
	AVDDA6, AVDDA7 AVDDA8, AVDDA9, AVDDA10 AVDDA11, AVDDA12, AVDDA13 AVDDA14, AVDDA15	-0.3 V to 1.98 V	
	VSS Ground	0 V	
	Input voltage (V <sub>I</sub> ) range: <sup>(3)</sup>	LVCMOS (1.8 V)	-0.3 V to DVDD18+0.3 V
		DDR3A, DDR3B	-0.3 V to 1.98 V
I <sup>2</sup> C		-0.3 V to 2.45 V	
LVDS		-0.3 V to DVDD18+0.3 V	
LJCB		-0.3 V to 1.3 V	
SerDes		-0.3 V to VDDAHV1+0.3 V	
Output voltage (V <sub>O</sub> ) range: <sup>(3)</sup>	LVCMOS (1.8 V)	-0.3 V to DVDD18+0.3 V	
	DDR3A, DDR3B	-0.3 V to 1.98 V	
	I <sup>2</sup> C	-0.3 V to 2.45 V	
	SerDes	-0.3 V to VDDAHV+0.3 V	
Operating case temperature range, T <sub>C</sub> :	Commercial	0°C to 85°C	
	Extended	-40°C to 100°C	
ESD stress voltage, V <sub>ESD</sub> <sup>(4)</sup>	HBM (human body model) <sup>(5)</sup>	±1000 V	
	CDM (charged device model) <sup>(6)</sup>	±250 V	
Overshoot/undershoot <sup>(7)</sup>	LVCMOS (1.8 V)	20% overshoot/undershoot for 20% of signal duty cycle	
	DDR3A, DDR3B		
	I <sup>2</sup> C		
Storage temperature range, T <sub>stg</sub> :		-65°C to 150°C	

**End of Table 9-1**

- Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- All voltage values are with respect to V<sub>SS</sub>.
- For USB High-Speed, Full-Speed, and Low-Speed modes, USB I/Os adhere to Universal Serial Bus, revision 2.0 standard. For USB Super-Speed mode, USB I/Os adhere to Universal Serial Bus, revision 3.1 specification, revision 1.0 standard.
- Electrostatic discharge (ESD) to measure device sensitivity/immunity to damage caused by electrostatic discharges into the device.
- Level listed above is the passing level per ANSI/ESDA/JEDEC JS-001-2010. JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process, and manufacturing with less than 500 V HBM is possible if necessary precautions are taken. Pins listed as 1000 V may actually have higher performance.

- 6 Level listed above is the passing level per EIA-JEDEC JESD22-C101E. JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process. Pins listed as 250 V may actually have higher performance.
- 7 Overshoot/Undershoot percentage relative to I/O operating values - for example the maximum overshoot value for 1.8 V LVCMOS signals is  $DVDD18 + 0.20 \times DVDD18$  and maximum undershoot value would be  $V_{SS} - 0.20 \times DVDD18$

## 9.2 Recommended Operating Conditions

**Table 9-2 Recommended Operating Conditions** <sup>(1) (2)</sup>

		Min	Nom	Max	Unit	
CVDD	SR DSP core supply	Initial <sup>(3)</sup>	0.95	1.0	1.05	V
		1000MHz - Device	$SRVnom * 0.95^{(4)}$	SRVnom	$SRVnom * 1.05$	V
		1200MHz - Device	$SRVnom * 0.95^{(4)}$	SRVnom	$SRVnom * 1.05$	V
CVDD1	DSP Core supply	0.902	0.95	0.997	V	
CVDDT1	Cortex-A15 processor Core supply	0.902	0.95	0.997	V	
DVDD18	1.8-V supply I/O voltage	1.71	1.8	1.89	V	
DVDD15	1.5-V supply I/O voltage	1.425	1.5	1.575	V	
DDR3VREFSSTL	DDR3A, DDR3B reference voltage	$0.49 \times DVDD15$	$0.5 \times DVDD15$	$0.51 \times DVDD15$	V	
VDDAHV	SerDes regulator supply	1.71	1.8	1.89	V	
AVDDx <sup>(5)</sup>	PLL analog, DDR DLL supply	1.71	1.8	1.89	V	
VDDALH	SerDes termination supply	0.807	0.85	0.892	V	
DVDD33	USB	3.135	3.3	3.465	V	
VDDUSB	USB	0.807	0.85	0.892	V	
V <sub>SS</sub>	Ground	0	0	0	V	
V <sub>IH</sub> <sup>(6)</sup>	High-level input voltage	LVCMOS (1.8 V)	$0.65 \times DVDD18$		V	
		I <sup>2</sup> C	$0.7 \times DVDD18$		V	
		DDR3A, DDR3B EMIF	$VREFSSTL + 0.1$		V	
V <sub>IL</sub> <sup>(6)</sup>	Low-level input voltage	LVCMOS (1.8 V)		$0.35 \times DVDD18$	V	
		DDR3A, DDR3B EMIF	-0.3	$VREFSSTL - 0.1$	V	
		I <sup>2</sup> C		$0.3 \times DVDD18$	V	
T <sub>C</sub>	Operating case temperature	Commercial	0	100	°C	
		Extended	-40	100	°C	

**End of Table 9-2**

- 1 All differential clock inputs comply with the LVDS Electrical Specification, IEEE 1596.3-1996 and all SerDes I/Os comply with the XAUI Electrical Specification, IEEE 802.3ae-2002.
- 2 All SerDes I/Os comply with the XAUI Electrical Specification, IEEE 802.3ae-2002.
- 3 Users are required to program their board CVDD supply initial value to 1.0 V on the device. The initial CVDD voltage at power-on will be 1.0V nominal and it must transition to VID set value, immediately after being presented on the VCNTL pins. This is required to maintain full power functionality and reliability targets guaranteed by TI.
- 4 SRVnom refers to the unique SmartReflex core supply voltage that has a potential range of 0.8 V and 1.1 V which preset from the factory for each individual device. Your device may never be programmed to operate at the upper range but has been designed accordingly should it be determined to be acceptable or necessary. Power supplies intended to support the variable SRV function shall be capable of providing a 0.8V-1.1V dynamic range using a 4- or 6-bit binary input value which as provided by the DSP SmartReflex output.
- 5 Where x=1,2,3,4... to indicate all supplies of the same kind.
- 6 For USB High-Speed, Full-Speed, and Low-Speed modes, USB I/Os adhere to Universal Serial Bus, revision 2.0 standard. For USB Super-Speed mode, USB I/Os adhere to Universal Serial Bus, revision 3.1 specification, revision 1.0 standard.

### 9.3 Electrical Characteristics

**Table 9-3 Electrical Characteristics**  
**Over Recommended Ranges of Supply Voltage and Operating Case Temperature (Unless Otherwise Noted)**

Parameter		Test Conditions <sup>(1)</sup>	Min	Typ	Max	Unit	
V <sub>OH</sub> <sup>(2)</sup>	High-level output voltage	LVC MOS (1.8 V)	DVDD18 - 0.45			V	
		DDR3A, DDR3B	DVDD15 - 0.4				
		I <sup>2</sup> C <sup>(3)</sup>	(3)				
V <sub>OL</sub> <sup>(2)</sup>	Low-level output voltage	LVC MOS (1.8 V)	0.45			V	
		DDR3A, DDR3B	0.4				
		I <sup>2</sup> C	I <sub>O</sub> = 3 mA, pulled up to 1.8 V				
I <sub>I</sub> <sup>(4)</sup>	Input current [DC]	LVC MOS (1.8 V)	No IPD/IPU	-10	10	μA	
			Internal pullup	50	100		170
			Internal pulldown	-170	-100		-50
		I <sup>2</sup> C	0.1 × DVDD18 V < V <sub>I</sub> < 0.9 × DVDD18 V			10	μA
I <sub>OH</sub>	High-level output current [DC]	LVC MOS (1.8 V)	-6			mA	
		DDR3A, DDR3B	-8				
		I <sup>2</sup> C <sup>(5)</sup>	(5)				
I <sub>OL</sub>	Low-level output current [DC]	LVC MOS (1.8 V)	6			mA	
		DDR3A, DDR3B	8				
		I <sup>2</sup> C	3				
I <sub>OZ</sub> <sup>(6)</sup>	Off-state output current [DC]	LVC MOS (1.8 V)	-10			μA	
		DDR3A, DDR3B	-10				
		I <sup>2</sup> C	-10				

**End of Table 9-3**

- For test conditions shown as MIN, MAX, or TYP, use the appropriate value specified in the recommended operating conditions table.
- For USB High-Speed, Full-Speed, and Low-Speed modes, USB I/Os adhere to Universal Serial Bus, revision 2.0 standard. For USB Super-Speed mode, USB I/Os adhere to Universal Serial Bus, revision 3.1 specification, revision 1.0 standard.
- I<sup>2</sup>C uses open collector IOs and does not have a V<sub>OH</sub> Minimum.
- I<sub>I</sub> applies to input-only pins and bidirectional pins. For input-only pins, I<sub>I</sub> indicates the input leakage current. For bidirectional pins, I<sub>I</sub> includes input leakage current and off-state (Hi-Z) output leakage current.
- I<sup>2</sup>C uses open collector IOs and does not have a I<sub>OH</sub> Maximum.
- I<sub>OZ</sub> applies to output-only pins, indicating off-state (Hi-Z) output leakage current.

## 9.4 Power Supply to Peripheral I/O Mapping

**Table 9-4 Power Supply to Peripheral I/O Mapping** <sup>(1) (2)</sup>  
**Over Recommended Ranges of Supply Voltage and Operating Case Temperature (Unless Otherwise Noted)**

Power Supply	I/O Buffer Type	Associated Peripheral
CVDD Supply core AVS voltage	LJCB	SYSCLK(P N) PLL input buffer
		ALTCORECLK(P N) PLL input buffer
		SRIOSGMIICLK(P N) SerDes PLL input buffer
		DDR3ACLK(P N) PLL input buffer
		DDR3BCLK(P N) PLL input buffer
		PASSCLK(P N) PLL input buffer
		ARMCLK(P N) PLL input buffer
VDDALV	LJCB	SERDES low voltage
VDDAHV SerDes IO voltage	SerDes/CML	PCIECLK(P N) SerDes Clock Reference
		HYP0CLK(P N) SerDes Clock Reference
		HYP1CLK(P N) SerDes Clock Reference
		USBCLK(P M) SerDes Clock Reference
DVDD15 1.5-V supply I/O voltage	DDR3A, DDR3B (1.5 V)	All DDR3A, DDR3B memory controller peripheral I/O buffer
DVDD18 1.8-V supply I/O voltage	LVCMOS (1.8 V)	All GPIO peripheral I/O buffer
		All JTAG and EMU peripheral I/O buffer
		All TIMER peripheral I/O buffer
		All SPI peripheral I/O buffer
		All RESETs, NMI, control peripheral I/O buffer
		All SmartReflex peripheral I/O buffer
		All Hyperlink sideband peripheral I/O buffer
		All MDIO peripheral I/O buffer
	All UART peripheral I/O buffer	
	Open-drain (1.8 V)	All I <sup>2</sup> C peripheral I/O buffer

**End of Table 9-4**

- 1 Please note that this table does not attempt to describe all functions of all power supply terminals but only those whose purpose it is to power peripheral I/O buffers and clock input buffers.
- 2 Please see the *Hardware Design Guide for KeyStone II Devices* (in development) for more information about individual peripheral I/O.

## 10 TCI6636K2H Peripheral Information and Electrical Specifications

This chapter covers the various peripherals on the TCI6636K2H device. Peripheral-specific information, timing diagrams, electrical specifications, and register memory maps are described in this chapter.

### 10.1 Recommended Clock and Control Signal Transition Behavior

All clocks and control signals **must** transition between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.

### 10.2 Power Supplies

The following sections describe the proper power-supply sequencing and timing needed to properly power on the TCI6636K2H. The various power supply rails and their primary functions are listed in [Table 10-1](#).

**Table 10-1 Power Supply Rails on the TCI6636K2H**

Name	Primary Function	Voltage	Notes
AVDDAx	Core PLL, DDR3 DLL supply voltage	1.8 V	Core PLL, DDR3 DLL supply
CVDD	SmartReflex DSP core supply voltage	0.8 - 1.1 V	DSP variable core supply
CVDD1	DSP core fixed supply voltage	0.95 V	DSP Core fixed supply
CVDDT1	ARM core fixed supply voltage	0.95 V	ARM core fixed supply
DVDD15	DDR3A, DDR3B I/O power supply voltage	1.5 V	DDR3A, DDR3B I/O power supply
DVDD18	1.8-V I/O power supply voltage	1.8 V	1.8-V I/O power supply
DVDD33	USB 3.3-V IO supply	3.3 V	USB high voltage supply
VDDAHV	SerDes I/O power supply voltage	1.8 V	SerDes I/O power supply
VDDALV	SerDes analog power supply voltage	0.85 V	SerDes analog supply
VDDUSB	USB LV PHY power supply voltage	0.85 V	USB LV PHY supply
VP, VPTX	Filtered 0.85-V supply voltage	0.85 V	Filtered 0.85-V USB supply
VSS	Ground	GND	Ground
<b>End of Table 10-1</b>			

### 10.2.1 Power-Up Sequencing

This section defines the requirements for a power-up sequencing from a power-on reset condition. There are two acceptable power sequences for the device. The first sequence stipulates the core voltages starting before the IO voltages as shown below.

1. CVDD
2. CVDD1, CVDDT1, VDDAHV, AVDDAx, DVDD18
3. DVDD15
4. VDDALV, VDDUSB, VP, VPTX
5. DVDD33

The second sequence provides compatibility with other TI processors with the IO voltage starting before the core voltages as shown below.

1. VDDAHV, AVDDAx, DVDD18
2. CVDD
3. CVDD1, CVDDT1
4. DVDD15
5. VDDALV, VDDUSB, VP, VPTX
6. DVDD33

failsafe : 失效保护

The clock input buffers for SYSCLK, ARMCLK, ALTCORECLK, DDR3ACLK, DDR3BCLK, PASSCLK, and SRIOSGMIICLK use CVDD as a supply voltage. These clock inputs are not failsafe and must be held in a high-impedance state until CVDD is at a valid voltage level. Driving these clock inputs high before CVDD is valid could cause damage to the device. Once CVDD is valid, it is acceptable that the P and N legs of these clocks may be held in a static state (either high and low or low and high) until a valid clock frequency is needed at that input. To avoid internal oscillation, the clock inputs should be removed from the high impedance state shortly after CVDD is present.

If a clock input is not used, it must be held in a static state. To accomplish this, the N leg should be pulled to ground through a 1-k $\Omega$  resistor. The P leg should be tied to CVDD to ensure it will not have any voltage present until CVDD is active. Connections to the IO cells powered by DVDD18 and DVDD15 are not failsafe and should not be driven high before these voltages are active. Driving these IO cells high before DVDD18 or DVDD15 are valid could cause damage to the device.

The device initialization is divided into two phases. The first phase consists of the time period from the activation of the first power supply until the point at which all supplies are active and at a valid voltage level. Either of the sequencing scenarios described above can be implemented during this phase. The figures below show both the core-before-IO voltage sequence and the IO-before-core voltage sequence.  $\overline{\text{POR}}$  must be held low for the entire power stabilization phase.

This is followed by the device initialization phase. The rising edge of  $\overline{\text{POR}}$  followed by the rising edge of  $\overline{\text{RESETFULL}}$  triggers the end of the initialization phase, but both must be inactive for the initialization to complete.  $\overline{\text{POR}}$  must always go inactive before  $\overline{\text{RESETFULL}}$  goes inactive as described below. SYSCLK1 in the following section refers to the clock that is used by the C66x CorePacs. See [Figure 10-7](#) for more details.

### 10.2.1.1 Core-Before-IO Power Sequencing

The details of the Core-before-IO power sequencing are defined in Table 10-2. Figure 10-1 shows power sequencing and reset control of the TCI6636K2H.  $\overline{\text{POR}}$  may be removed after the power has been stable for the required 100  $\mu\text{sec}$ .  $\overline{\text{RESETFULL}}$  must be held low for a period (see item 9 in Figure 10-1) after the rising edge of  $\overline{\text{POR}}$ , but may be held low for longer periods if necessary. The configuration bits shared with the GPIO pins will be latched on the rising edge of  $\overline{\text{RESETFULL}}$  and must meet the setup and hold times specified. SYSCLK1 must always be active before  $\overline{\text{POR}}$  can be removed.



**Note**—TI recommends a maximum of 80 ms between one power rail being valid and the next power rail in the sequence starting to ramp.

Table 10-2 Core Before IO Power Sequencing (Part 1 of 2)

Item	System State
1	<p><b>Begin Power Stabilization Phase</b></p> <ul style="list-style-type: none"> <li>CVDD(core AVS) ramp up. 斜升</li> <li><math>\overline{\text{POR}}</math> must be held low through the power stabilization phase. Because <math>\overline{\text{POR}}</math> is low, all the core logic that has asynchronous reset (created from <math>\overline{\text{POR}}</math>) is put into the reset state.</li> <li>Each supply must ramp monotonically and must reach a stable valid level in 20 ms or less.</li> </ul>
2a	<ul style="list-style-type: none"> <li>CVDD1 and CVDDT1 (core constant) ramp at the same time or within 80 ms of CVDD. Although ramping CVDD1 and CVDDT1 simultaneously with CVDD is permitted, the voltage for CVDD1 and CVDDT1 must never exceed CVDD until after CVDD has reached a valid voltage.</li> <li>The purpose of ramping up the core supplies close to each other is to reduce crowbar current. CVDD1 and CVDDT1 should trail CVDD as this will ensure that the Word Lines (WLs) in the memories are turned off and there is no current through the memory bit cells. If, however, CVDD1 and CVDDT1 (core constant) ramp up before CVDD (core AVS), then the worst-case current could be on the order of twice the specified draw of CVDD1 and CVDDT1.</li> <li>Each supply must ramp monotonically and must reach a stable valid level in 20 ms or less.</li> <li>The timing for CVDD1 and CVDDT1 is based on CVDD valid. CVDD1 and CVDDT1 and DVDD18/ADDAVH/AVDDAx may be enabled at the same time but do not need to ramp simultaneously. CVDD1 and CVDDT1 may be valid before or after DVDD18/ADDAVH/AVDDAx are valid, as long as the timing above is met.</li> </ul>
2b	<ul style="list-style-type: none"> <li>VDDAHV, AVDDAx and DVDD18 ramp at the same time or shortly following CVDD. DVDD18 must be enabled within 80 ms of CVDD valid and must ramp monotonically and reach a stable level in 20ms or less. This results in no more than 100 ms from the time when CVDD is valid to the time when DVDD18 is valid.</li> <li>Each supply must ramp monotonically and must reach a stable valid level in 20 ms or less.</li> <li>The timing for DVDD18/ADDAVH/AVDDAx is based on CVDD valid. DVDD18/ADDAVH/AVDDAx and CVDD1 and CVDDT1 may be enabled at the same time but do not need to ramp simultaneously. DVDD18/ADDAVH/AVDDAx may be valid before or after CVDD1 and CVDDT1 are valid, as long as the timing above is met. 同时</li> </ul>
2c	<ul style="list-style-type: none"> <li>Once CVDD is valid, the clock drivers can be enabled. Although the clock inputs are not necessary at this time, they should either be driven with a valid clock or be held in a static state with one leg high and one leg low.</li> </ul>
2d	<ul style="list-style-type: none"> <li>The DDR3ACLK, DDR3BCLK and SYSCLK1 may begin to toggle anytime between when CVDD is at a valid level and the setup time before <math>\overline{\text{POR}}</math> goes high specified by item 7.</li> </ul>
3	<ul style="list-style-type: none"> <li>DVDD15 can ramp up within 80ms of when DVDD18 is valid.</li> <li><math>\overline{\text{RESETSTAT}}</math> is driven low once the DVDD18 supply is available.</li> <li>All LVCMOS input and bidirectional pins must not be driven or pulled high until DVDD18 is present. Driving an input or bidirectional pin before DVDD18 is valid could cause damage to the device.</li> <li>Each supply must ramp monotonically and must reach a stable valid level in 20 ms or less.</li> </ul>
3a	<ul style="list-style-type: none"> <li><math>\overline{\text{RESET}}</math> may be driven high any time after DVDD18 is at a valid level. <math>\overline{\text{RESET}}</math> must be high before <math>\overline{\text{POR}}</math> is driven high.</li> </ul>
4	<ul style="list-style-type: none"> <li>VDDALV, VDDUSB, VP and VPTX ramp up within 80ms of when DVDD15 is valid.</li> <li>Each supply must ramp monotonically and must reach a stable valid level in 20 ms or less.</li> </ul>
5	<ul style="list-style-type: none"> <li>DVDD33 supply is ramped up within 80 ms of when VDDALV, VDDUSB, VP and VPTX are valid.</li> <li>Each supply must ramp monotonically and must reach a stable valid level in 20 ms or less.</li> </ul>
6	<ul style="list-style-type: none"> <li><math>\overline{\text{POR}}</math> must continue to remain low for at least 100 <math>\mu\text{s}</math> after all power rails have stabilized.</li> </ul> <p><b>End power stabilization phase</b></p>



**Table 10-2 Core Before IO Power Sequencing (Part 2 of 2)**


Item	System State
7	<ul style="list-style-type: none"> <li>Device initialization requires 500 SYSClk1 periods after the Power Stabilization Phase. The maximum clock period is 33.33 nsec, so a delay of an additional 16 μs is required before a rising edge of <math>\overline{\text{POR}}</math>. The clock must be active during the entire 16 μs.</li> </ul>
8	<ul style="list-style-type: none"> <li><math>\overline{\text{RESETFULL}}</math> must be held low for at least 24 transitions of the SYSClk1 after <math>\overline{\text{POR}}</math> has stabilized at a high level.</li> </ul>
9	<ul style="list-style-type: none"> <li>The rising edge of the <math>\overline{\text{RESETFULL}}</math> will remove the reset to the eFuse farm allowing the scan to begin.</li> <li>Once device initialization and the eFuse farm scan are complete, the <math>\overline{\text{RESETSTAT}}</math> signal is driven high. This delay will be 10000 to 50000 clock cycles.</li> </ul> <p><b>End device initialization phase</b></p>
10	<ul style="list-style-type: none"> <li>GPIO configuration bits must be valid for at least 12 transitions of the SYSClk1 before the rising edge of <math>\overline{\text{RESETFULL}}</math>.</li> </ul>
11	<ul style="list-style-type: none"> <li>GPIO configuration bits must be held valid for at least 12 transitions of the SYSClk1 after the rising edge of <math>\overline{\text{RESETFULL}}</math>.</li> </ul>
<b>End of Table 10-2</b>	

# TCI6636K2H Multicore DSP+ARM KeyStone II System-on-Chip (SoC)

SPRS835F—October 2013

本页已使用福昕阅读器进行编辑。  
福昕软件(C)2015, 版权所有, 仅供试用。  
TEXAS  
INSTRUMENTS

**Figure 10-1 Core Before IO Power Sequencing**



### 10.2.1.2 IO-Before-Core Power Sequencing

The timing diagram for IO-before-core power sequencing is shown in [Figure 10-2](#) and defined in [Table 10-3](#).




**Note**—TI recommends a maximum of 100 ms between one power rail being valid, and the next power rail in the sequence starting to ramp.

**Table 10-3 IO-Before-Core Power Sequencing**

Item	System State
1	<b>Begin Power Stabilization Phase</b> <ul style="list-style-type: none"> <li>• VDDAHV, AVDDAx and DVDD18 ramp up.</li> <li>• <math>\overline{\text{POR}}</math> must be held low through the power stabilization phase. Because <math>\overline{\text{POR}}</math> is low, all the core logic that has asynchronous reset (created from POR) is put into the reset state.</li> <li>• Each supply must ramp monotonically and must reach a stable valid level in 20 ms or less.</li> </ul>
2	<ul style="list-style-type: none"> <li>• CVDD (core AVS) ramps within 80 ms from the time ADDAHV, AVDDAx and DVDD18 are valid.</li> <li>• Each supply must ramp monotonically and must reach a stable valid level in 20 ms or less.</li> </ul>
2a	<ul style="list-style-type: none"> <li>• <math>\overline{\text{RESET}}</math> may be driven high any time after DVDD18 is at a valid level. must be high before <math>\overline{\text{POR}}</math> is driven high.</li> </ul>
3	<ul style="list-style-type: none"> <li>• CVDD1 and CVDDT1 (core constant) ramp at the same time or within 80 ms following CVDD. Although ramping CVDD1 and CVDDT1 simultaneously with CVDD is permitted, the voltage for CVDD1 and CVDDT1 must never exceed CVDD until after CVDD has reached a valid voltage.</li> <li>• The purpose of ramping up the core supplies close to each other is to reduce crowbar current. CVDD1 and CVDDT1 should trail CVDD as this will ensure that the Word Lines (WLs) in the memories are turned off and there is no current through the memory bit cells. If, however, CVDD1 and CVDDT1 (core constant) ramp up before CVDD (core AVS), then the worst-case current could be on the order of twice the specified draw of CVDD1 and CVDDT1.</li> <li>• Each supply must ramp monotonically and must reach a stable valid level in 20 ms or less.</li> </ul>
3a	<ul style="list-style-type: none"> <li>• Once CVDD is valid, the clock drivers can be enabled. Although the clock inputs are not necessary at this time, they should either be driven with a valid clock or held in a static state.</li> </ul>
3b	<ul style="list-style-type: none"> <li>• The DDR3ACLK, DDR3BCLK and SYSCLK1 may begin to toggle anytime between when CVDD is at a valid level and the setup time before POR goes high specified by item 8.</li> </ul>
4	<ul style="list-style-type: none"> <li>• DVDD15 can ramp up within 80 ms of when CVDD1 is valid.</li> <li>• <math>\overline{\text{RESETSTAT}}</math> is driven low once the DVDD18 supply is available.</li> <li>• All LVCMOS input and bidirectional pins must not be driven or pulled high until DVDD18 is present. Driving an input or bidirectional pin before DVDD18 is valid could cause damage to the device.</li> <li>• Each supply must ramp monotonically and must reach a stable valid level in 20 ms or less.</li> </ul>
5	<ul style="list-style-type: none"> <li>• VDDALV, VDDUSB, VP and VPTX should ramp up within 80 ms of when DVDD15 is valid.</li> <li>• Each supply must ramp monotonically and must reach a stable valid level in 20 ms or less.</li> </ul>
6	<ul style="list-style-type: none"> <li>• DVDD33 supply is ramped up within 80 ms of when VDDALV, VDDUSB, VP, and VPTX are valid.</li> <li>• Each supply must ramp monotonically and must reach a stable valid level in 20 ms or less.</li> </ul>
7	<ul style="list-style-type: none"> <li>• <math>\overline{\text{POR}}</math> must continue to remain low for at least 100 <math>\mu\text{s}</math> after all power rails have stabilized.</li> </ul> <b>End power stabilization phase</b>
8	<ul style="list-style-type: none"> <li>• Device initialization requires 500 SYSCLK1 periods after the Power Stabilization Phase. The maximum clock period is 33.33 nsec, so a delay of an additional 16 <math>\mu\text{s}</math> is required before a rising edge of <math>\overline{\text{POR}}</math>. The clock must be active during the entire 16 <math>\mu\text{s}</math>.</li> </ul>
9	<ul style="list-style-type: none"> <li>• <math>\overline{\text{RESETFULL}}</math> must be held low for at least 24 transitions of the SYSCLK1 after <math>\overline{\text{POR}}</math> has stabilized at a high level.</li> </ul>
10	<ul style="list-style-type: none"> <li>• The rising edge of the <math>\overline{\text{RESETFULL}}</math> will remove the reset to the efuse farm allowing the scan to begin.</li> <li>• Once device initialization and the efuse farm scan are complete, the <math>\overline{\text{RESETSTAT}}</math> signal is driven high. This delay will be 10000 to 50000 clock cycles.</li> </ul> <b>End device initialization phase</b>
11	<ul style="list-style-type: none"> <li>• GPIO configuration bits must be valid for at least 12 transitions of the SYSCLK1 before the rising edge of <math>\overline{\text{RESETFULL}}</math>.</li> </ul>
12	<ul style="list-style-type: none"> <li>• GPIO configuration bits must be held valid for at least 12 transitions of the SYSCLK1 after the rising edge of <math>\overline{\text{RESETFULL}}</math>.</li> </ul>
<b>End of Table 10-3</b>	

**Figure 10-2 IO-Before-Core Power Sequencing**



### 10.2.1.3 Prolonged Resets

Holding the device in  $\overline{\text{POR}}$ ,  $\overline{\text{RESETFULL}}$ , or  $\overline{\text{RESET}}$  for long periods of time may affect the long-term reliability of the part (due to an elevated voltage condition that can stress the part). The device should not be held in a reset for times exceeding one hour at a time and no more than 5% of the total lifetime for which the device is powered-up. Exceeding these limits will cause a gradual reduction in the reliability of the part. This can be avoided by allowing the device to boot and then configuring it to enter a hibernation state soon after power is applied. This will satisfy the reset requirement while limiting the power consumption of the device.

### 10.2.1.4 Clocking During Power Sequencing

Some of the clock inputs are required to be present for the device to initialize correctly, but behavior of many of the clocks is contingent on the state of the boot configuration pins. Table 10-4 describes the clock sequencing and the conditions that affect clock operation. Note that all clock drivers should be in a high-impedance state until CVDD is at a valid level and that all clock inputs be either active or in a static state with one leg pulled to ground and the other connected to CVDD.

**Table 10-4 Clock Sequencing**

Clock	Condition	Sequencing
DDR3ACLK	None	Must be present 16 $\mu\text{sec}$ before $\overline{\text{POR}}$ transitions high.
DDR3BCLK	None	Must be present 16 $\mu\text{sec}$ before $\overline{\text{POR}}$ transitions high.
SYSCLK	CORECLKSEL = 0	SYSCLK is used to clock the core PLL. It must be present 16 $\mu\text{sec}$ before $\overline{\text{POR}}$ transitions high.
	CORECLKSEL = 1	SYSCLK is used only for AIF2. Clock must be present before the reset to the AIF2 is removed. Reserved.
ALTCORECLK	CORECLKSEL = 0	ALTCORECLK is not used and should be tied to a static state.
	CORECLKSEL = 1	ALTCORECLK is used to clock the core PLL. It must be present 16 $\mu\text{sec}$ before $\overline{\text{POR}}$ transitions high.
PASSCLK	PASSCLKSEL = 0	PASSCLK is not used and should be tied to a static state.
	PASSCLKSEL = 1	PASSCLK is used as a source for the PASS PLL. It must be present before the PASS PLL is removed from reset and programmed.
SRIOSGMIICLK	An SGMII port will be used.	SRIOSGMIICLK must be present 16 $\mu\text{sec}$ before $\overline{\text{POR}}$ transitions high.
	SGMII will not be used. SRIO will be used as a boot device.	SRIOSGMIICLK must be present 16 $\mu\text{sec}$ before $\overline{\text{POR}}$ transitions high.
	SGMII will not be used. SRIO will be used after boot.	SRIOSGMIICLK is used as a source to the SRIO SerDes PLL. It must be present before the SRIO is removed from reset and programmed.
	SGMII will not be used. SRIO will not be used.	SRIOSGMIICLK is not used and should be tied to a static state.
PCIECLK	PCIE will be used as a boot device.	PCIECLK must be present 16 $\mu\text{sec}$ before $\overline{\text{POR}}$ transitions high.
	PCIE will be used after boot.	PCIECLK is used as a source to the PCIE SerDes PLL. It must be present before the PCIE is removed from reset and programmed.
	PCIE will not be used.	PCIECLK is not used and should be tied to a static state.
HYPCLK	HyperLink will be used as a boot device.	HYPCLK must be present 16 $\mu\text{sec}$ before $\overline{\text{POR}}$ transitions high.
	HyperLink will be used after boot.	HYPCLK is used as a source to the HyperLink SerDes PLL. It must be present before the HyperLink is removed from reset and programmed.
	HyperLink will not be used.	HYPCLK is not used and should be tied to a static state.

End of Table 10-4

### 10.2.2 Power-Down Sequence

The power down sequence is the exact reverse of the power-up sequence described above. The goal is to prevent an excessive amount of static current and to prevent overstress of the device. A power-good circuit that monitors all the supplies for the device should be used in all designs. If a catastrophic power supply failure occurs on any voltage rail, POR should transition to low to prevent over-current conditions that could possibly impact device reliability.

## TCI6636K2H Multicore DSP+ARM KeyStone II System-on-Chip (SoC)

SPRS835F—October 2013

A system power monitoring solution is needed to shut down power to the board if a power supply fails. Long-term exposure to an environment in which one of the power supply voltages is no longer present will affect the reliability of the device. Holding the device in reset is not an acceptable solution because prolonged periods of time with an active reset can affect long term reliability.

### 10.2.3 Power Supply Decoupling and Bulk Capacitors

To properly decouple the supply planes on the PCB from system noise, decoupling and bulk capacitors are required. Bulk capacitors are used to minimize the effects of low-frequency current transients and decoupling or bypass capacitors are used to minimize higher frequency noise. For recommendations on selection of power supply decoupling and bulk capacitors see the *Hardware Design Guide for KeyStone II Devices* (in development).

### 10.2.4 SmartReflex

Increasing the device complexity increases its power consumption. With higher clock rates and increased performance comes an inevitable penalty: increasing leakage currents. Leakage currents are present in any powered circuit, independent of clock rates and usage scenarios. This static power consumption is mainly determined by transistor type and process technology. Higher clock rates also increase dynamic power, which is the power used when transistors switch. The dynamic power depends mainly on a specific usage scenario, clock rates, and I/O activity.

Texas Instruments SmartReflex technology is used to decrease both static and dynamic power consumption while maintaining the device performance. SmartReflex in the TCI6636K2H device is a feature that allows the core voltage to be optimized based on the process corner of the device. This requires a voltage regulator for each TCI6636K2H device.

To help maximize performance and minimize power consumption of the device, SmartReflex is required to be implemented. The voltage selection can be accomplished using 4 VCNTL pins or 6 VCNTL pins (depending on power supply device being used), which are used to select the output voltage of the core voltage regulator.


For information on implementation of SmartReflex see the *DSP Power Consumption Summary for KeyStone Devices Application Report* and the *Hardware Design Guide for KeyStone II Devices* (in development).

**Table 10-5 SmartReflex 4-Pin 6-bit VID Interface Switching Characteristics**  
 (see [Figure 10-3](#))

No.	Parameter	Min	Max	Unit
1	td(VCNTL[2:0]-VCNTL[3]) Delay time - VCNTL[2:0] valid after VCNTL[3] low		300.00	ns
2	toh(VCNTL[3]-VCNTL[2:0]) Output hold time - VCNTL[2:0] valid after VCNTL[3]	0.07	172020C <sup>(1)</sup>	ms
3	td(VCNTL[2:0]-VCNTL[3]) Delay time - VCNTL[2:0] valid after VCNTL[3] high		300.00	ns
4	toh(VCNTL[3]-VCNTL[2:0]) Output hold time - VCNTL[2:0] valid after VCNTL[3] high	0.07	172020C	ms
<b>End of Table 10-5</b>				

<sup>1</sup> C = 1/SYSCCLK1 frequency (See [Figure 10-9](#)) in ms

Figure 10-3 SmartReflex 4-Pin 6-bit VID Interface Timing



### 10.3 Power Sleep Controller (PSC)

The Power Sleep Controller (PSC) includes a Global Power Sleep Controller (GPSC) and a number of Local Power Sleep Controllers (LPSC) that control overall device power by turning off unused power domains and gating off clocks to individual peripherals and modules. The PSC provides the user with an interface to control several important power and clock operations.

For information on the Power Sleep Controller, see the *Power Sleep Controller (PSC) for KeyStone Devices User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.

#### 10.3.1 Power Domains 领域

The device has several power domains that can be turned on for operation or off to minimize power dissipation. The Global Power Sleep Controller (GPSC) is used to control the power gating of various power domains.

The following table shows the TCI6636K2H power domains.

**Table 10-6 Power Domains (Part 1 of 2)**

Domain	Block(s)	Note	Power Connection
0	Most peripheral logic (BOOTCFG, EMIF16, I <sup>2</sup> C, INTC, GPIO, USB, USIM)	Cannot be disabled	Always on
1	Per-core TETB and system TETB	RAMs can be powered down	Software control
2	Network Coprocessor	Logic can be powered down	Software control
3	PCIe	Logic can be powered down	Software control
4	SRIO	Logic can be powered down	Software control
5	HyperLink0	Logic can be powered down	Software control
6	Reserved	Reserved	Reserved
7	MSMC RAM	MSMC RAM can be powered down	Software control
8	C66x Core 0, L1/L2 RAMs	L2 RAMs can sleep	Software control via C66x CorePac. For details, see the C66x CorePac Reference Guide.
9	C66x Core 1, L1/L2 RAMs	L2 RAMs can sleep	
10	C66x Core 2, L1/L2 RAMs	L2 RAMs can sleep	
11	C66x Core 3, L1/L2 RAMs	L2 RAMs can sleep	
12	C66x Core 4, L1/L2 RAMs	L2 RAMs can sleep	
13	C66x Core 5, L1/L2 RAMs	L2 RAMs can sleep	
14	C66x Core 6, L1/L2 RAMs	L2 RAMs can sleep	
15	C66x Core 7, L1/L2 RAMs	L2 RAMs can sleep	
16	EMIF(DDR3A, DDR3B)	Logic can be powered down	Software control
17	RAC_0, RAC_1, and TAC	Logic can be powered down	Software control
18	Reserved	Reserved	Reserved
19	FFTC_0 and FFTC_1	Logic can be powered down	Software control
20	FFTC_2, FFTC_3	Logic can be powered down	Software control
21	AIF2	RAMs can be powered down	Software control
22	TCP3d_0, TCP3d_1	RAMs can be powered down	Software control
23	Reserved	Reserved	Reserved
24	VCP2_0, VCP2_1, VCP2_2, and VCP2_3	RAMs can be powered down	Software control
25	Reserved	Reserved	Reserved
26	BCP	Logic can be powered down	Software control
27	Reserved	Reserved	Reserved
28	HyperLink1	Logic can be powered down	Software control



**Table 10-6 Power Domains (Part 2 of 2)**

Domain	Block(s)	Note	Power Connection
29	Reserved	Reserved	Reserved
30	ARM Smart Reflex	Logic can be powered down	Software control
31	ARM CorePac	Logic can be powered down	Software control
<b>End of Table 10-6</b>			

### 10.3.2 Clock Domains

Clock gating to each logic block is managed by the Local Power Sleep Controllers (LPSCs) of each module. For modules with a dedicated clock or multiple clocks, the LPSC communicates with the PLL controller to enable and disable that module's clock(s) at the source. For modules that share a clock with other modules, the LPSC controls the clock gating logic for each module.

The following table shows the TCI6636K2H clock domains.

**Table 10-7 Clock Domains (Part 1 of 2)**

LPSC Number	Module(s)	Notes
0	Shared LPSC for all peripherals other than those listed in this table	Always on
1	Reserved	Reserved
2	USB	Software control
3	EMIF16 and SPI	Software control
4	Reserved	Reserved
5	Debug subsystem and tracers	Software control
6	Reserved	Always on
7	Packet Accelerator	Software control
8	Ethernet SGMIIs	Software control
9	Security Accelerator	Software control
10	PCIe	Software control
11	SRIO	Software control
12	HyperLink0	Software control
13	SmartReflex	Always on
14	MSMC RAM	Software control
15	C66x CorePac0	Software control
16	C66x CorePac1	Software control
17	C66x CorePac2	Software control
18	C66x CorePac3	Software control
19	C66x CorePac4	Software control
20	C66x CorePac5	Software control
21	C66x CorePac6	Software control
22	C66x CorePac7	Software control
23	DDR3A EMIF	Software control
24	DDR3B EMIF	Software control
25	TAC	Software control
26	RAC_0 and RAC_1	Software control
27	Reserved	Reserved
28	FFTC_0	Software control

**Table 10-7 Clock Domains (Part 2 of 2)**

LPSC Number	Module(s)	Notes
29	FFTC_1	Software control
30	FFTC_2	Software control
31	FFTC_3	Software control
32	Reserved	Reserved
33	Reserved	Reserved
34	AIF2	Software control
35	TCP3d_0	Software control
36	TCP3d_1	Software control
37	Reserved	Reserved
38	Reserved	Reserved
39	VCP2_0	Software control
40	VCP2_1	Software control
41	VCP2_2	Software control
42	VCP2_3	Software control
43	Reserved	Reserved
44	Reserved	Reserved
45	Reserved	Reserved
46	Reserved	Reserved
47	BCP	Software control
48	Reserved	Reserved
49	HyperLink1	Software control
50	Reserved	Reserved
51	ARM Smart Reflex	Software control
52	ARM CorePac	Software control
No LPSC	Bootcfg, PSC, and PLL Controller	These modules do not use LPSC
<b>End of Table 10-7</b>		

### 10.3.3 PSC Register Memory Map

Table 10-8 shows the PSC Register memory map.

**Table 10-8 PSC Register Memory Map (Part 1 of 5)**

Offset	Register	Description
0x000	PID	Peripheral Identification Register
0x004 - 0x010	Reserved	Reserved
0x014	VCNTLID	Voltage Control Identification Register
0x018 - 0x11C	Reserved	Reserved
0x120	PTCMD	Power Domain Transition Command Register
0x124	Reserved	Reserved
0x128	PTSTAT	Power Domain Transition Status Register
0x12C - 0x1FC	Reserved	Reserved
0x200	PDSTAT0	Power Domain Status Register 0
0x204	PDSTAT1	Power Domain Status Register 1
0x208	PDSTAT2	Power Domain Status Register 2
0x20C	PDSTAT3	Power Domain Status Register 3

**Table 10-8 PSC Register Memory Map (Part 2 of 5)**

Offset	Register	Description
0x210	PDSTAT4	Power Domain Status Register 4
0x214	PDSTAT5	Power Domain Status Register 5
0x218	PDSTAT6	Power Domain Status Register 6
0x21C	PDSTAT7	Power Domain Status Register 7
0x220	PDSTAT8	Power Domain Status Register 8
0x224	PDSTAT9	Power Domain Status Register 9
0x228	PDSTAT10	Power Domain Status Register 10
0x22C	PDSTAT11	Power Domain Status Register 11
0x230	PDSTAT12	Power Domain Status Register 12
0x234	PDSTAT13	Power Domain Status Register 13
0x238	PDSTAT14	Power Domain Status Register 14
0x23C	PDSTAT15	Power Domain Status Register 15
0x240	PDSTAT16	Power Domain Status Register 16
0x244	PDSTAT17	Power Domain Status Register 17
0x248	PDSTAT18	Power Domain Status Register 18
0x24C	PDSTAT19	Power Domain Status Register 19
0x250	PDSTAT20	Power Domain Status Register 20
0x254	PDSTAT21	Power Domain Status Register 21
0x258	PDSTAT22	Power Domain Status Register 22
0x25C	PDSTAT23	Power Domain Status Register 23
0x260	PDSTAT24	Power Domain Status Register 24
0x264	PDSTAT25	Power Domain Status Register 25
0x268	PDSTAT26	Power Domain Status Register 26
0x26C	PDSTAT27	Power Domain Status Register 27
0x270	PDSTAT28	Power Domain Status Register 28
0x274	PDSTAT29	Power Domain Status Register 29
0x278	PDSTAT30	Power Domain Status Register 30
0x27C	PDSTAT31	Power Domain Status Register 31
0x27C - 0x2FC	Reserved	Reserved
0x300	PDCTL0	Power Domain Control Register 0
0x304	PDCTL1	Power Domain Control Register 1
0x308	PDCTL2	Power Domain Control Register 2
0x30C	PDCTL3	Power Domain Control Register 3
0x310	PDCTL4	Power Domain Control Register 4
0x314	PDCTL5	Power Domain Control Register 5
0x318	PDCTL6	Power Domain Control Register 6
0x31C	PDCTL7	Power Domain Control Register 7
0x320	PDCTL8	Power Domain Control Register 8
0x324	PDCTL9	Power Domain Control Register 9
0x328	PDCTL10	Power Domain Control Register 10
0x32C	PDCTL11	Power Domain Control Register 11
0x330	PDCTL12	Power Domain Control Register 12
0x334	PDCTL13	Power Domain Control Register 13
0x338	PDCTL14	Power Domain Control Register 14

**Table 10-8 PSC Register Memory Map (Part 3 of 5)**

Offset	Register	Description
0x33C	PDCTL15	Power Domain Control Register 15
0x340	PDCTL16	Power Domain Control Register 16
0x344	PDCTL17	Power Domain Control Register 17
0x348	PDCTL18	Power Domain Control Register 18
0x34C	PDCTL19	Power Domain Control Register 19
0x350	PDCTL20	Power Domain Control Register 20
0x354	PDCTL21	Power Domain Control Register 21
0x358	PDCTL22	Power Domain Control Register 22
0x35c	PDCTL23	Power Domain Control Register 23
0x360	PDCTL24	Power Domain Control Register 24
0x364	PDCTL25	Power Domain Control Register 25
0x368	PDCTL26	Power Domain Control Register 26
0x36C	PDCTL27	Power Domain Control Register 27
0x370	PDCTL28	Power Domain Control Register 28
0x374	PDCTL29	Power Domain Control Register 29
0x378	PDCTL30	Power Domain Control Register 30
0x37C	PDCTL31	Power Domain Control Register 31
0x380 - 0x7FC	Reserved	Reserved
0x800	MDSTAT0	Module Status Register 0 (never gated)
0x804	MDSTAT1	Module Status Register 1
0x808	MDSTAT2	Module Status Register 2
0x80C	MDSTAT3	Module Status Register 3
0x810	MDSTAT4	Module Status Register 4
0x814	MDSTAT5	Module Status Register 5
0x818	MDSTAT6	Module Status Register 6
0x81C	MDSTAT7	Module Status Register 7
0x820	MDSTAT8	Module Status Register 8
0x824	MDSTAT9	Module Status Register 9
0x828	MDSTAT10	Module Status Register 10
0x82C	MDSTAT11	Module Status Register 11
0x830	MDSTAT12	Module Status Register 12
0x834	MDSTAT13	Module Status Register 13
0x838	MDSTAT14	Module Status Register 14
0x83C	MDSTAT15	Module Status Register 15
0x840	MDSTAT16	Module Status Register 16
0x844	MDSTAT17	Module Status Register 17
0x848	MDSTAT18	Module Status Register 18
0x84C	MDSTAT19	Module Status Register 19
0x850	MDSTAT20	Module Status Register 20
0x854	MDSTAT21	Module Status Register 21
0x858	MDSTAT22	Module Status Register 22
0x85C	MDSTAT23	Module Status Register 23
0x860	MDSTAT24	Module Status Register 24
0x864	MDSTAT25	Module Status Register 25

**Table 10-8 PSC Register Memory Map (Part 4 of 5)**

Offset	Register	Description
0x868	MDSTAT26	Module Status Register 26
0x86C	MDSTAT27	Module Status Register 27
0x870	MDSTAT28	Module Status Register 28
0x874	MDSTAT29	Module Status Register 29
0x878	MDSTAT30	Module Status Register 30
0x87C	MDSTAT31	Module Status Register31
0x880	MDSTAT32	Module Status Register 32
0x884	MDSTAT33	Module Status Register 33
0x888	MDSTAT34	Module Status Register 34
0x88C	MDSTAT35	Module Status Register 35
0x890	MDSTAT36	Module Status Register 36
0x894	MDSTAT37	Module Status Register 37
0x898	MDSTAT38	Module Status Register 38
0x89C	MDSTAT39	Module Status Register 39
0x8A0	MDSTAT40	Module Status Register 40
0x8A4	MDSTAT41	Module Status Register 41
0x8A8	MDSTAT42	Module Status Register 42
0x8AC	MDSTAT43	Module Status Register 43
0x8B0	MDSTAT44	Module Status Register 44
0x8B4	MDSTAT45	Module Status Register 45
0x8B8	MDSTAT46	Module Status Register 46
0x8BC	MDSTAT47	Module Status Register 47
0x8C0	MDSTAT48	Module Status Register 48
0x8C4	MDSTAT49	Module Status Register 49
0x8C8	MDSTAT50	Module Status Register 50
0x8CC	MDSTAT51	Module Status Register 51
0x8D0	MDSTAT52	Module Status Register 52
0x8D4 - 0x9FC	Reserved	Reserved
0xA00	MDCTL0	Module Control Register 0 (never gated)
0xA04	MDCTL1	Module Control Register 1
0xA08	MDCTL2	Module Control Register 2
0xA0C	MDCTL3	Module Control Register 3
0xA10	MDCTL4	Module Control Register 4
0xA14	MDCTL5	Module Control Register 5
0xA18	MDCTL6	Module Control Register 6
0xA1C	MDCTL7	Module Control Register 7
0xA20	MDCTL8	Module Control Register 8
0xA24	MDCTL9	Module Control Register 9
0xA28	MDCTL10	Module Control Register 10
0xA2C	MDCTL11	Module Control Register 11
0xA30	MDCTL12	Module Control Register 12
0xA34	MDCTL13	Module Control Register 13
0xA38	MDCTL14	Module Control Register 14
0xA3C	MDCTL15	Module Control Register 15

**Table 10-8 PSC Register Memory Map (Part 5 of 5)**

Offset	Register	Description
0xA40	MDCTL16	Module Control Register 16
0xA44	MDCTL17	Module Control Register 17
0xA48	MDCTL18	Module Control Register 18
0xA4C	MDCTL19	Module Control Register 19
0xA50	MDCTL20	Module Control Register 20
0xA54	MDCTL21	Module Control Register 21
0xA58	MDCTL22	Module Control Register 22
0xA5C	MDCTL23	Module Control Register 23
0xA60	MDCTL24	Module Control Register 24
0xA64	MDCTL25	Module Control Register 25
0xA68	MDCTL26	Module Control Register 26
0xA6C	MDCTL27	Module Control Register 27
0xA70	MDCTL28	Module Control Register 28
0xA74	MDCTL29	Module Control Register 29
0xA78	MDCTL30	Module Control Register 30
0xA7C	MDCTL31	Module Control Register 31
0xA80	MDCTL32	Module Control Register 32
0xA84	MDCTL33	Module Control Register 33
0xA88	MDCTL34	Module Control Register 34
0xA8C	MDCTL35	Module Control Register 35
0xA90	MDCTL36	Module Control Register 36
0xA94	MDCTL37	Module Control Register 37
0xA98	MDCTL38	Module Control Register 38
0xA9C	MDCTL39	Module Control Register 39
0xAA0	MDCTL40	Module Control Register 40
0xAA4	MDCTL41	Module Control Register 41
0xAA8	MDCTL42	Module Control Register 42
0xAAC	MDCTL43	Module Control Register 43
0xAB0	MDCTL44	Module Control Register 44
0xAB4	MDCTL45	Module Control Register 45
0xAB8	MDCTL46	Module Control Register 46
0xABC	MDCTL47	Module Control Register 47
0xAC0	MDCTL48	Module Control Register 48
0xAC4	MDCTL49	Module Control Register 49
0xAC8	MDCTL50	Module Control Register 50
0xACC	MDCTL51	Module Control Register 51
0xAD0	MDCTL52	Module Control Register 52
0xAD4 - 0xFFC	Reserved	Reserved
<b>End of Table 10-8</b>		

## 10.4 Reset Controller

The reset controller detects the different type of resets supported on the TCI6636K2H device and manages the distribution of those resets throughout the device. The device has the following types of resets:

- Power-on reset
- Hard reset
- Soft reset
- Local reset

Table 10-9 explains further the types of reset, the reset initiator, and the effects of each reset on the device. For more information on the effects of each reset on the PLL controllers and their clocks, see Section 10.4.8 “Reset Electrical Data/Timing” on page 290.

**Table 10-9 Reset Types**

Type	Initiator	Effect(s)
Power-on reset	$\overline{\text{POR}}$ pin $\overline{\text{RESETFULL}}$ pin	Resets the entire chip including the test and emulation logic. The device configuration pins are latched only during power-on reset.
Hard reset	$\overline{\text{RESET}}$ pin PLLCTL <sup>(1)</sup> Register (RSCTRL) Watchdog timers Emulation	Hard reset resets everything except for test, emulation logic, and reset isolation modules. This reset is different from power-on reset in that the PLL Controller assumes power and clocks are stable when a hard reset is asserted. The device configurations pins are not related.  Emulation-initiated reset is always a hard reset.  By default, these initiators are configured as hard reset, but can be configured (except emulation) as a soft reset in the RSCFG Register of the PLL Controller. Contents of the DDR3 SDRAM memory can be retained during a hard reset if the SDRAM is placed in self-refresh mode.
Soft reset	$\overline{\text{RESET}}$ pin PLLCTL Register (RSCTRL) Watchdog timers	Soft reset behaves like hard reset except that PCIe MMRs (memory-mapped registers) and DDR3 EMIF MMRs contents are retained.  By default, these initiators are configured as hard reset, but can be configured as soft reset in the RSCFG Register of the PLL Controller. Contents of the DDR3 SDRAM memory can be retained during a soft reset if the SDRAM is placed in self-refresh mode.
Local reset	$\overline{\text{LRESET}}$ pin Watchdog timer timeout LPSC MMRs	Resets the C66x CorePac, without disturbing clock alignment or memory contents. The device configuration pins are not related.

End of Table 10-9

<sup>1</sup> All masters in the device have access to the PLL Control Registers.

### 10.4.1 Power-on Reset

Power-on reset is used to reset the entire device, including the test and emulation logic.

Power-on reset is initiated by the following:

1.  $\overline{\text{POR}}$  pin
2.  $\overline{\text{RESETFULL}}$  pin

During power-up, the  $\overline{\text{POR}}$  pin must be asserted (driven low) until the power supplies have reached their normal operating conditions. Also a  $\overline{\text{RESETFULL}}$  pin is provided to allow reset of the entire device, including the reset-isolated logic, when the device is already powered up. For this reason, the  $\overline{\text{RESETFULL}}$  pin, unlike  $\overline{\text{POR}}$ , should be driven by the on-board host control other than the power good circuitry. For power-on reset, the Main PLL Controller comes up in bypass mode and the PLL is not enabled. Other resets do not affect the state of the PLL or the dividers in the PLL Controller.

The following sequence must be followed during a power-on reset:

1. Wait for all power supplies to reach normal operating conditions while keeping the  $\overline{\text{POR}}$  pin asserted (driven low). While  $\overline{\text{POR}}$  is asserted, all pins except  $\overline{\text{RESETSTAT}}$  will be set to high-impedance. After the  $\overline{\text{POR}}$  pin is deasserted (driven high), all Z group pins, low group pins, and high group pins are set to their reset state and remain in their reset state until otherwise configured by their respective peripheral. All peripherals that are power-managed are disabled after a power-on reset and must be enabled through the Device State Control Registers (for more details, see 8.2.3 “[Device State Control Registers](#)” on page 234).
2. Clocks are reset, and they are propagated throughout the chip to reset any logic that was using reset synchronously. All logic is now reset and  $\overline{\text{RESETSTAT}}$  is driven low, indicating that the device is in reset.
3.  $\overline{\text{POR}}$  must be held active until all supplies on the board are stable, and then for at least an additional period of time (as specified in Section 10.2.1 “[Power-Up Sequencing](#)” on page 271) for the chip-level PLLs to lock.
4. The  $\overline{\text{POR}}$  pin can now be de-asserted. Reset-sampled pin values are latched at this point. Then, all chip-level PLLs are taken out of reset, locking sequences begin, and all power-on device initialization processes begin.
5. After device initialization is complete, the  $\overline{\text{RESETSTAT}}$  pin is de-asserted (driven high). By this time, the DDR3A PLL and DDR3B PLL have already completed their locking sequences and are supplying a valid clock. The system clocks of the PLL controllers are allowed to finish their current cycles and then are paused for 10 cycles of their respective system reference clocks. After the pause, the system clocks are restarted at their default divide-by settings.
6. The device is now out of reset and code execution begins as dictated by the selected boot mode.



**Note**—To most of the device, reset is de-asserted only when the  $\overline{\text{POR}}$  and  $\overline{\text{RESET}}$  pins are both de-asserted (driven high). Therefore, in the sequence described above, if the  $\overline{\text{RESET}}$  pin is held low past the low period of the  $\overline{\text{POR}}$  pin, most of the device will remain in reset. The  $\overline{\text{RESET}}$  pin should not be tied to the  $\overline{\text{POR}}$  pin.

## 10.4.2 Hard Reset

A hard reset will reset everything on the device except the PLLs, test logic, emulation logic, and reset-isolated modules.  $\overline{\text{POR}}$  should also remain de-asserted during this time.

Hard reset is initiated by the following:

- $\overline{\text{RESET}}$  pin
- RSCCTRL Register in the PLL Controller
- Watchdog timer
- Emulation

By default, all the initiators listed above are configured to generate a hard reset. Except for emulation, all of the other three initiators can be configured in the RSCCFG Register in the PLL Controller to generate soft resets.

The following sequence must be followed during a hard reset:

1. The  $\overline{\text{RESET}}$  pin is asserted (driven low) for a minimum of 24 CLKIN1 cycles. During this time the  $\overline{\text{RESET}}$  signal propagates to all modules (except those specifically mentioned above). To prevent off-chip contention during the warm reset, all I/O must be Hi-Z for modules affected by  $\overline{\text{RESET}}$ .
2. Once all logic is reset,  $\overline{\text{RESETSTAT}}$  is asserted (driven low) to denote that the device is in reset.
3. The  $\overline{\text{RESET}}$  pin can now be released. A minimal device initialization begins to occur. Note that configuration pins are not re-latched and clocking is unaffected within the device.



- After device initialization is complete, the  $\overline{\text{RESETSTAT}}$  pin is de-asserted (driven high).



**Note**—The  $\overline{\text{POR}}$  pin should be held inactive (high) throughout the warm reset sequence. Otherwise, if  $\overline{\text{POR}}$  is activated (brought low), the minimum  $\overline{\text{POR}}$  pulse width must be met. The  $\overline{\text{RESET}}$  pin should not be tied to the  $\overline{\text{POR}}$  pin.

### 10.4.3 Soft Reset

A soft reset behaves like a hard reset except that the EMIF16 MMRs, DDR3A EMIF MMRs, DDR3B EMIF MMRs, PCIe MMRs sticky bits, and external memory content are retained.  $\overline{\text{POR}}$  should also remain de-asserted during this time.

Soft reset is initiated by the following:

- $\overline{\text{RESET}}$  pin
- RSCTRL Register in the PLL Controller
- Watchdog timer

In the case of a soft reset, the clock logic and the power control logic of the peripherals are not affected, and, therefore, the enabled/disabled state of the peripherals is not affected. On a soft reset, the DDR3A and DDR3B memory controller registers are *not* reset. If the user places the DDR3A and DDR3B SDRAM in self-refresh mode before invoking the soft reset, the DDR3A and DDR3B SDRAM memory content is retained.

During a soft reset, the following occurs:

- The  $\overline{\text{RESETSTAT}}$  pin goes low to indicate an internal reset is being generated. The reset propagates through the system. Internal system clocks are not affected. PLLs remain locked.
- After device initialization is complete, the  $\overline{\text{RESETSTAT}}$  pin is deasserted (driven high). In addition, the PLL Controller pauses system clocks for approximately 8 cycles.

At this point:

- › The peripherals remain in the state they were in before the soft reset.
- › The states of the Boot Mode configuration pins are preserved as controlled by the DEVSTAT Register.
- › The DDR3A and DDR3B MMRs and PCIe MMRs retain their previous values. Only the DDR3A and DDR3B memory controller and PCIe state machines are reset by the soft reset.
- › The PLL Controller remains in the mode it was in prior to the soft reset.
- › System clocks are unaffected.

The boot sequence is started after the system clocks are restarted. Because the Boot Mode configuration pins are not latched with a soft reset, the previous values (as shown in the DEVSTAT Register), are used to select the boot mode.

### 10.4.4 Local Reset

The local reset can be used to reset a particular C66x CorePac without resetting any other device components.

Local reset is initiated by the following:

- $\overline{\text{LRESET}}$  pin

- Watchdog timer should cause one of the below based on the setting of the CORESEL[2:0] and RSTCFG registers in the PLL Controller. (See “Reset Configuration Register (RSTCFG)” on page 302 and 6.3.2 “CIC Registers” on page 159.)
  - Local reset
  - NMI
  - NMI followed by a time delay and then a local reset for the C66x CorePac selected
  - Hard reset by requesting reset via the PLL Controller
- LPSC MMRs (memory-mapped registers)

For more details see the *Phase Locked Loop (PLL) Controller for KeyStone Devices User Guide* in 2.4 “Related Documentation from Texas Instruments” on page 19)

### 10.4.5 ARM CorePac Reset

The ARM CorePac uses a combination of power-on-reset and module-reset to reset its components, such as the Cortex-A15 processor, memory subsystem, debug logic, etc. The ARM CorePac incorporates the PSC to generate resets for its internal modules. Details of reset generation and distribution inside the ARM CorePac can be found in the *KeyStone II ARM CorePac Users Guide* listed in “Related Documentation from Texas Instruments” on page 19.

### 10.4.6 Reset Priority

If any of the above reset sources occur simultaneously, the PLL Controller processes only the highest priority reset request. The reset request priorities are as follows (high to low):

- Power-on reset
- Hard/soft reset

### 10.4.7 Reset Controller Register

The reset controller registers are part of the PLL Controller MMRs. All TCI6636K2H device-specific MMRs are covered in Section 10.5.2 “PLL Controller Memory Map” on page 296. For more details on these registers and how to program them, see the *Phase Locked Loop (PLL) Controller for KeyStone Devices User Guide* in 2.4 “Related Documentation from Texas Instruments” on page 19.

### 10.4.8 Reset Electrical Data/Timing

**Table 10-10 Reset Timing Requirements**<sup>(1)</sup>  
 (see [Figure 10-4](#) and [Figure 10-5](#))

No.			Min	Max	Unit
<b>RESETFULL Pin Reset</b>					
1	tw(RESETFULL)	Pulse width - pulse width $\overline{\text{RESETFULL}}$ low	500C		ns
<b>Soft/Hard-Reset</b>					
2	tw(RESET)	Pulse width - pulse width $\overline{\text{RESET}}$ low	500C		ns
<b>End of Table 10-10</b>					


<sup>1</sup> C = 1/SYSCLK1 clock frequency in ns

**Table 10-11 Reset Switching Characteristics<sup>(1)</sup>**  
(see [Figure 10-4](#) and [Figure 10-5](#))


No.	Parameter		Min	Max	Unit
<b>RESETFULL Pin Reset</b>					
3	$t_d(\overline{\text{RESETFULL}}\text{-}\overline{\text{RESETSTAT}})$	Delay time - $\overline{\text{RESETSTAT}}$ high after $\overline{\text{RESETFULL}}$ high		50000C	ns
<b>Soft/Hard Reset</b>					
4	$t_d(\overline{\text{RESET}}\text{-}\overline{\text{RESETSTAT}})$	Delay time - $\overline{\text{RESETSTAT}}$ high after $\overline{\text{RESET}}$ high		50000C	ns
<b>End of Table 10-11</b>					

<sup>1</sup> C = 1/SYSCLK1 clock frequency in ns

**Figure 10-4 RESETFULL Reset Timing**



**Figure 10-5 Soft/Hard Reset Timing**




**Table 10-12 Boot Configuration Timing Requirements<sup>(1)</sup>**  
See [Figure 10-6](#)

No.	Parameter		Min	Max	Unit
1	$t_{su}(\text{GPIO}\overline{\text{N}}\text{-}\overline{\text{RESETFULL}})$	Setup time - GPIO valid before $\overline{\text{RESETFULL}}$ asserted	12C		ns
2	$t_h(\overline{\text{RESETFULL}}\text{-}\text{GPIO}\overline{\text{N}})$	Hold time - GPIO valid after $\overline{\text{RESETFULL}}$ asserted	12C		ns
<b>End of Table 10-12</b>					

<sup>1</sup> C = 1/SYSCLK1 clock frequency in ns.

**Figure 10-6 Boot Configuration Timing**



## 10.5 Main PLL, ARM PLL, DDR3A PLL, DDR3B PLL, PASS PLL and the PLL Controllers

This section provides a description of the Main PLL, ARM PLL, DDR3A PLL, DDR3B PLL, PASS PLL, and the PLL Controller. For details on the operation of the PLL Controller module, see the *Phase Locked Loop (PLL) Controller for KeyStone Devices User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.


The Main PLL is controlled by the standard PLL Controller. The PLL Controller manages the clock ratios, alignment, and gating for the system clocks to the device. By default, the device powers up with the main PLL bypassed. [Figure 10-7](#) shows a block diagram of the Main PLL and the PLL Controller.

The ARM PLL, DDR3A PLL, DDR3B PLL, and PASS PLL are used to provide dedicated clock to the ARM CorePac, DDR3A, DDR3B, and PASS respectively. These chip level PLLs support a wide range of multiplier and divider values, which can be programmed through the chip level registers located in the Device Control Register block. The Boot ROM will program the multiplier values for main PLL, ARM PLL and PASS PLL based on boot mode. (See “[Device Boot and Configuration](#)” on page 207 for more details.)

The DDR3A PLL and DDR3B PLL are used to supply clocks to DDR3A and DDR3B EMIF logic. These PLLs can also be used without programming the PLL Controller. Instead, they can be controlled using the chip-level registers (DDR3APLLCTL0, DDR3APLLCTL1, DDR3BPLLCTL0, DDR3BPLLCTL1) located in the Device Control Register block. To write to these registers, software must go through an unlocking sequence using the KICK0/KICK1 registers.

The multiplier values for all chip-level PLLs can be reprogrammed later based on the input parameter table. This feature provides flexibility in that these PLLs may be able to reuse other clock sources instead of having its own clock source.

Figure 10-7 Main PLL and PLL Controller



Note that the Main PLL Controller registers can be accessed by any master in the device. The PLLM[5:0] bits of the multiplier are controlled by the PLLM Register inside the PLL Controller and the PLLM[12:6] bits are controlled by the chip-level MAINPLLCTL0 Register. The output divide and bypass logic of the PLL are controlled by fields in the SECCTL Register in the PLL Controller. Only PLLDIV3, and PLLDIV4 are programmable on the device. See the *Phase Locked Loop (PLL) Controller for KeyStone Devices User Guide* in section 2.4 “[Related Documentation from Texas Instruments](#)” on page 19 for more details on how to program the PLL controller.

The multiplication and division ratios within the PLL and the post-division for each of the chip-level clocks are determined by a combination of this PLL and the Main PLL Controller. The Main PLL Controller also controls reset propagation through the chip, clock alignment, and test points. The Main PLL Controller monitors the PLL status and provides an output signal indicating when the PLL is locked.

Main PLL power is supplied externally via the Main PLL power-supply pin (AVDDA1). An external EMI filter circuit must be added to all PLL supplies. See the *Hardware Design Guide for KeyStone II Devices* (in development) for detailed recommendations. For the best performance, TI recommends that all the PLL external components be on a single side of the board without jumpers, switches, or components other than those shown. For reduced PLL jitter, maximize the spacing between switching signal traces and the PLL external components (C1, C2, and the EMI Filter).

The minimum SYSCLK rise and fall times should also be observed. For the input clock timing requirements, see Section 10.5.5 “[Main PLL Controller/ARM/SRIO/HyperLink/PCIe/USB Clock Input Electrical Data/Timing](#)”.

It should be assumed that any registers not included in these sections are not supported by the device. Furthermore, only the bits within the registers described here are supported. Avoid writing to any reserved memory location or changing the value of reserved bits.

The PLL Controller module as described in the *Phase Locked Loop (PLL) Controller for KeyStone Devices User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19 includes a superset of features, some of which are not supported on the TCI6636K2H device. The following sections describe the registers that are supported.

## 10.5.1 Main PLL Controller Device-Specific Information

### 10.5.1.1 Internal Clocks and Maximum Operating Frequencies

The Main PLL, used to drive the C66x CorePacs, the switch fabric, and a majority of the peripheral clocks (all but the ARM CorePacs, DDR3, and the PASS modules) requires a PLL Controller to manage the various clock divisions, gating, and synchronization. Unlike other PLL, CLKOD functionality of Main PLL is replaced by PLL controller Post-Divider register (POSTDIV). The POSTDIV.RATIO[3:0] and POSTDIV.POSTDEN bits control the post divider ratio and divider enable respectively. PLLM[5:0] input of the Main PLL is controlled by the PLL controller PLLM register.

The Main PLL Controller has four SYSCLK outputs that are listed below, along with the clock descriptions. Each SYSCLK has a corresponding divider that divides down the output clock of the PLL. Note that dividers are not programmable unless explicitly mentioned in the description below.

- **SYSCLK1:** Full-rate clock for all C66x CorePacs. Using local dividers, SYSCLK1 is used to derive clocks required for the majority of peripherals that do not need reset isolation.  
The system peripherals and modules driven by SYSCLK1 are as follows; however, not all peripherals are supported in every part. See the Features chapter for the complete list of peripherals supported in your part. AIF2, BCP, FFTC, RAC, TAC, TCP3d, VCP2, EMIF16, USB 3.0, USIM, HyperLink, PCIe, SGMII, SRIO, GPIO, Timer64, I<sup>2</sup>C, SPI, TeraNet, UART, ROM, CIC, Security Manager, BootCFG, PSC, Queue Manager, Semaphore, MPUs, EDMA, MSMC, DDR3, EMIF.
- **SYSCLK2:** Full-rate, reset-isolated clock used to generate various other clocks required by peripherals that need reset isolation: e.g., SmartReflex and SRIO.
- **SYSCLK3:** 1/x-rate clock used to clock the C66x CorePac emulation. The default rate for this clock is 1/3. This clock is programmable from /1 to /32, where this clock does not violate the maximum of 350 MHz. SYSCLK3 can be turned off by software.
- **SYSCLK4:** 1/z-rate clock for the system trace module only. The default rate for this clock is 1/5. This clock is configurable: the maximum configurable clock is 210 MHz and the minimum configuration clock is 32 MHz. SYSCLK4 can be turned off by software.

Only SYSCLK3 and SYSCLK4 are programmable.

### 10.5.1.2 Local Clock Dividers

The clock signals from the Main PLL Controller are routed to various modules and peripherals on the device. Some modules and peripherals have one or more internal clock dividers. Other modules and peripherals have no internal clock dividers, but are grouped together and receive clock signals from a shared local clock divider. Internal and shared local clock dividers have fixed division ratios. See table [Table 10-13](#).

**Table 10-13 Main PLL Controller Module Clock Domains Internal and Shared Local Clock Dividers (Part 1 of 2)**

Clock	Module	Internal Clock Divider(s)	Shared Local Clock Divider
<b>SYSC1K1 Internal Clock Dividers</b>			
SYSC1K1	Antenna Interface Subsystem 2 (AIF2)	/3, /6	--
	ARM CorePac	/1, /3, /3, /6, /6	--
	Bit Rate Coprocessor (BCP)	/3	--
	C66x DSP CorePacs	/1, /2, /3, /4	--
	Chip Interrupt Controllers (CICx)	/6	--
	DDR3 Memory Controller A (also receives clocks from the DDR3A_PLL)	/2	--
	DDR3 Memory Controller B (also receives clocks from the DDR3B_PLL)	/3	--
	EMIF16	/6	--
	Enhanced Viterbi-Decoder Coprocessor (VCP)	/3	--
	Fast Fourier Transform Coprocessor (FFTC)	/3	--
	HyperLink	/2, /3, /6	--
	Multicore Navigator Queue Manager	/3	--
	MultiCore Shared Memory Controller (MSMC)	/1	--
	PCI express (PCIe)	/2, /3, /4, /6	--
	Receive Accelerator Coprocessor (RAC)	/3, /4	--
	ROM	/6	--
	Serial Gigabit Media Independent Interface (SGMII)	/2, /3, /6, /8	--
	Transmit Accelerator Coprocessor (TAC)	/3	--
	Turbo Decoder Coprocessor (TCP3d)	/2, /3	--
Universal Asynchronous Receiver/Transmitter (UART)	/6	--	
Universal Serial Bus 3.0 (USB 3.0)	/3, /6	--	
<b>SYSC1K1 Shared Local Clock Dividers</b>			
SYSC1K1	Power/Sleep Controller (PSC)	--	/12, /24
	EDMA	--	/3
	Memory Protection Units (MPUx)		
	Semaphore		
	TeraNet (SYSC1K1/3 domain)		
SYSC1K1	Boot Config	--	/6
	General-Purpose Input/Output (GPIO)		
	I <sup>2</sup> C		
	Security Manager		
	Serial Peripheral Interconnect (SPI)		
	TeraNet (CPU /6 domain)		
	Timers		
Universal Subscriber Identity Module (USIM)			

**Table 10-13 Main PLL Controller Module Clock Domains Internal and Shared Local Clock Dividers (Part 2 of 2)**

Clock	Module	Internal Clock Divider(s)	Shared Local Clock Divider
<b>SYSCLK2 Internal Clock Dividers</b>			
SYSCLK2	Serial RapidIO (SRIO)	/3, /4, /6	--
	SmartReflex C66x CorePacs	/12, /128	--
	SmartReflex ARM CorePac	/12, /128, /128	--
<b>End of Table 10-13</b>			

### 10.5.1.3 Module Clock Input

Table 10-7 lists various clock domains in the device and their distribution in each peripheral. The table also shows the distributed clock division in modules and their mapping with source clocks of the device PLLs.

### 10.5.1.4 Main PLL Controller Operating Modes

The Main PLL Controller has two modes of operation: bypass mode and PLL mode. The mode of operation is determined by the BYPASS bit of the PLL Secondary Control Register (SECCTL).

- In bypass mode, PLL input is fed directly out as SYSCLK1.
- In PLL mode, SYSCLK1 is generated from the PLL output using the values set in the PLLM and PLLD fields in the MAINPLLCTL0 Register.

External hosts must avoid access attempts to the DSP while the frequency of its internal clocks is changing. User software must implement a mechanism that causes the DSP to notify the host when the PLL configuration has completed.

### 10.5.1.5 Main PLL Stabilization, Lock, and Reset Times

The PLL stabilization time is the amount of time that must be allotted for the internal PLL regulators to become stable after device power-up. The device should not be taken out of reset until this stabilization time has elapsed.

The PLL reset time is the amount of wait time needed when resetting the PLL (writing PLLRST = 1), in order for the PLL to properly reset, before bringing the PLL out of reset (writing PLLRST = 0). For the Main PLL reset time value, see Table 10-14.

The PLL lock time is the amount of time needed from when the PLL is taken out of reset to when the PLL Controller can be switched to PLL mode. The Main PLL lock time is given in Table 10-14.

**Table 10-14 Main PLL Stabilization, Lock, and Reset Times**

Parameter	Min	Typ	Max	Unit
PLL stabilization time	100			μs
PLL lock time			2000 × C <sup>(1)</sup>	
PLL reset time	1000			ns
<b>End of Table 10-14</b>				

<sup>1</sup> C = 1/SYSCLK1(N|P) cycle time in ns.

### 10.5.2 PLL Controller Memory Map

The memory map of the Main PLL Controller is shown in Table 10-15. TCI6636K2H-specific Main PLL Controller Register definitions can be found in the sections following Table 10-15. For other registers in the table, see the *Phase Locked Loop (PLL) Controller for KeyStone Devices User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.



It is recommended to use read-modify-write sequence to make any changes to the valid bits in the Main PLL Controller registers.

Note that only registers documented here are accessible on the TCI6636K2H. Other addresses in the Main PLL Controller memory map including the Reserved registers must not be modified. Furthermore, only the bits within the registers described here are supported.

**Table 10-15 PLL Controller Registers (Including Reset Controller)**

Hex Address Range	Acronym	Register Name
00 0231 0000 - 00 0231 00E3	-	Reserved
00 0231 00E4	RSTYPE	Reset Type Status Register (Reset Main PLL Controller)
00 0231 00E8	RSTCTRL	Software Reset Control Register (Reset Main PLL Controller)
00 0231 00EC	RSTCFG	Reset Configuration Register (Reset Main PLL Controller)
00 0231 00F0	RSISO	Reset Isolation Register (Reset Main PLL Controller)
00 0231 00F0 - 00 0231 00FF	-	Reserved
00 0231 0100	PLLCTL	PLL Control Register
00 0231 0104	-	Reserved
00 0231 0108	SECCTL	PLL Secondary Control Register
00 0231 010C	-	Reserved
00 0231 0110	PLLM	PLL Multiplier Control Register
00 0231 0114	-	Reserved
00 0231 0118	PLLDIV1	PLL Controller Divider 1 Register
00 0231 011C	PLLDIV2	PLL Controller Divider 2 Register
00 0231 0120	PLLDIV3	PLL Controller Divider 3 Register
00 0231 0124	-	Reserved
00 0231 0128	POSTDIV	PLL Controller Post-Divide Register
00 0231 012C - 00 0231 0134	-	Reserved
00 0231 0138	PLLCMD	PLL Controller Command Register
00 0231 013C	PLLSTAT	PLL Controller Status Register
00 0231 0140	ALNCTL	PLL Controller Clock Align Control Register
00 0231 0144	DCHANGE	PLLDIV Ratio Change Status Register
00 0231 0148	CKEN	Reserved
00 0231 014C	CKSTAT	Reserved
00 0231 0150	SYSTAT	SYSCLK Status Register
00 0231 0154 - 00 0231 015C	-	Reserved
00 0231 0160	PLLDIV4	PLL Controller Divider 4 Register
00 0231 0164	PLLDIV5	Reserved
00 0231 0168	PLLDIV6	Reserved
00 0231 016C	PLLDIV7	Reserved
00 0231 0170	PLLDIV8	Reserved
00 0231 0174 - 00 0231 0193	PLLDIV9 - PLLDIV16	Reserved
00 0231 0194 - 00 0231 01FF	-	Reserved
<b>End of Table 10-15</b>		

**10.5.2.1 PLL Secondary Control Register (SECCTL)**

The PLL Secondary Control Register contains extra fields to control the Main PLL and is shown in [Figure 10-8](#) and described in [Table 10-16](#).

**Figure 10-8 PLL Secondary Control Register (SECCTL)**

31	24	23	22	19	18	0
Reserved		BYPASS	OUTPUT DIVIDE		Reserved	
R-0000 0000		RW-1	RW-0001		RW-001 0000 0000 0000 0000	

Legend: R/W = Read/Write; R = Read only; -n = value after reset

**Table 10-16 PLL Secondary Control Register Field Descriptions**

Bit	Field	Description
31-24	Reserved	Reserved
23	BYPASS	PLL bypass mode: 0 = PLL is not in BYPASS mode 1 = PLL is in BYPASS mode
22-19	OUTPUT DIVIDE	Output divider ratio bits 0h = ÷1. Divide frequency by 1 1h = ÷2. Divide frequency by 2 2h = ÷3. Divide frequency by 3 3h = ÷4. Divide frequency by 4 4h - Fh = ÷5 to ÷16. Divide frequency range: divide frequency by 5 to divide frequency by 80.
18-0	Reserved	Reserved
<b>End of Table 10-16</b>		

**10.5.2.2 PLL Controller Divider Register (PLLDIV3, and PLLDIV4)**

The PLL Controller Divider Registers (PLLDIV3 and PLLDIV4) are shown in [Figure 10-9](#) and described in [Table 10-17](#). The default values of the RATIO field on a reset for PLLDIV3, and PLLDIV4 are different as mentioned in the footnote of [Figure 10-9](#).

**Figure 10-9 PLL Controller Divider Register (PLLDIVn)**

31	16	15	14	8	7	0
Reserved		Dn <sup>(1)</sup> EN	Reserved		RATIO	
R-0		R/W-1	R-0		R/W-n <sup>(2)</sup>	

Legend: R/W = Read/Write; R = Read only; -n = value after reset

1 D3EN for PLLDIV3; D4EN for PLLDIV4

2 n=02h for PLLDIV3; n=03h for PLLDIV4

**Table 10-17 PLL Controller Divider Register Field Descriptions (Part 1 of 2)**

Bit	Field	Description
31-16	Reserved	Reserved
15	DnEN	Divider Dn enable bit (See footnote of <a href="#">Figure 10-9</a> ) 0 = Divider n is disabled 1 = No clock output. Divider n is enabled.

**Table 10-17 PLL Controller Divider Register Field Descriptions (Part 2 of 2)**

Bit	Field	Description
14-8	Reserved	Reserved. The reserved bit location is always read as 0. A value written to this field has no effect.
7-0	RATIO	Divider ratio bits (See footnote of <a href="#">Figure 10-9</a> ) 0h = ÷1. Divide frequency by 1 1h = ÷2. Divide frequency by 2 2h = ÷3. Divide frequency by 3 3h = ÷4. Divide frequency by 4 4h - 4Fh = ÷5 to ÷80. Divide frequency range: divide frequency by 5 to divide frequency by 80.

**End of Table 10-17**

**10.5.2.3 PLL Controller Clock Align Control Register (ALNCTL)**

The PLL Controller Clock Align Control Register (ALNCTL) is shown in [Figure 10-10](#) and described in [Table 10-18](#).

**Figure 10-10 PLL Controller Clock Align Control Register (ALNCTL)**

31	5	4	3	2	0			
Reserved					ALN4	ALN3	Reserved	
R-0					R/W-1	R/W-1	R-0	

Legend: R/W = Read/Write; R = Read only; -n = value after reset, for reset value

**Table 10-18 PLL Controller Clock Align Control Register Field Descriptions**

Bit	Field	Description
31-5 2-0	Reserved	Reserved. This location is always read as 0. A value written to this field has no effect.
4 3	ALN4 ALN3	SYSClk <sub>n</sub> alignment. Do not change the default values of these fields. 0 = Do not align SYSClk <sub>n</sub> to other SYSClks during GO operation. If SYS <sub>n</sub> in DCHANGE is set, SYSClk <sub>n</sub> switches to the new ratio immediately after the GOSET bit in PLLCMD is set. 1 = Align SYSClk <sub>n</sub> to other SYSClks selected in ALNCTL when the GOSET bit in PLLCMD is set and SYS <sub>n</sub> in DCHANGE is 1. The SYSClk <sub>n</sub> rate is set to the ratio programmed in the RATIO bit in PLLDIV <sub>n</sub> .

**End of Table 10-18**

**10.5.2.4 PLLDIV Divider Ratio Change Status Register (DCHANGE)**

Whenever a different ratio is written to the PLLDIV<sub>n</sub> registers, the PLL CTL flags the change in the DCHANGE Status Register. During the GO operation, the PLL controller changes only the divide ratio of the SYSClks with the bit set in DCHANGE. Note that the ALNCTL Register determines if that clock also needs to be aligned to other clocks. The PLLDIV Divider Ratio Change Status Register is shown in [Figure 10-11](#) and described in [Table 10-19](#).

**Figure 10-11 PLLDIV Divider Ratio Change Status Register (DCHANGE)**

31	5	4	3	2	0			
Reserved					SYS4	SYS3	Reserved	
R-0					R/W-1	R/W-1	R-0	

Legend: R/W = Read/Write; R = Read only; -n = value after reset, for reset value

**Table 10-19 PLLDIV Divider Ratio Change Status Register Field Descriptions**

Bit	Field	Description
31-5 2-0	Reserved	Reserved. This bit location is always read as 0. A value written to this field has no effect.
4 3	SYS4 SYS3	Identifies when the SYSCLK $n$ divide ratio has been modified. 0 = SYSCLK $n$ ratio has not been modified. When GOSET is set, SYSCLK $n$ will not be affected. 1 = SYSCLK $n$ ratio has been modified. When GOSET is set, SYSCLK $n$ will change to the new ratio.
<b>End of Table 10-19</b>		

**10.5.2.5 SYSCLK Status Register (SYSTAT)**

The SYSCLK Status Register (SYSTAT) shows the status of SYSCLK[4:1]. SYSTAT is shown in [Figure 10-12](#) and described in [Table 10-20](#).

**Figure 10-12 SYSCLK Status Register (SYSTAT)**

31	4	3	2	1	0
Reserved		SYS4ON	SYS3ON	SYS2ON	SYS1ON
R-n		R-1	R-1	R-1	R-1

Legend: R/W = Read/Write; R = Read only; -n = value after reset

**Table 10-20 SYSCLK Status Register Field Descriptions**

Bit	Field	Description
31-4	Reserved	Reserved. This location is always read as 0. A value written to this field has no effect.
3-0	SYS[N <sup>(1)</sup> ]ON	SYSCLK[N] on status 0 = SYSCLK[N] is gated 1 = SYSCLK[N] is on
<b>End of Table 10-20</b>		

<sup>1</sup> Where N = 1, 2, 3, or 4

**10.5.2.6 Reset Type Status Register (RSTYPE)**

The Reset Type Status (RSTYPE) Register latches the cause of the last reset. If multiple reset sources occur simultaneously, this register latches the highest priority reset source. The Reset Type Status Register is shown in [Figure 10-13](#) and described in [Table 10-21](#).

**Figure 10-13 Reset Type Status Register (RSTYPE)**

31	29	28	27	12	11	8	7	3	2	1	0
Reserved	EMU-RST	Reserved	WDRST[N]		Reserved	PLLCTRLRST	$\overline{\text{RESET}}$	POR			
R-0	R-0	R-0	R-0		R-0	R-0	R-0	R-0		R-0	

Legend: R = Read only; -n = value after reset

**Table 10-21 Reset Type Status Register Field Descriptions**

Bit	Field	Description
31-29	Reserved	Reserved. Always reads as 0. Writes have no effect.
28	EMU-RST	Reset initiated by emulation 0 = Not the last reset to occur 1 = The last reset to occur
27-12	Reserved	Reserved. Always reads as 0. Writes have no effect.
11	WDRST3	Reset initiated by Watchdog Timer[N] 0 = Not the last reset to occur 1 = The last reset to occur
10	WDRST2	
9	WDRST1	
8	WDRST0	
7-3	Reserved	Reserved. Always reads as 0. Writes have no effect.
2	PLLCTLRST	Reset initiated by PLLCTL 0 = Not the last reset to occur 1 = The last reset to occur
1	$\overline{\text{RESET}}$	$\overline{\text{RESET}}$ reset 0 = $\overline{\text{RESET}}$ was not the last reset to occur 1 = $\overline{\text{RESET}}$ was the last reset to occur
0	POR	Power-on reset 0 = Power-on reset was not the last reset to occur 1 = Power-on reset was the last reset to occur
<b>End of Table 10-21</b>		

### 10.5.2.7 Reset Control Register (RSTCTRL)

This register contains a key that enables writes to the MSB of this register and the RSTCFG register. The key value is 0x5A69. A valid key will be stored as 0x000C. Any other key value is invalid. When the RSTCTRL or the RSTCFG is written, the key is invalidated. Every write must be set up with a valid key. The Software Reset Control Register (RSTCTRL) is shown in [Figure 10-14](#) and described in [Table 10-22](#).

**Figure 10-14 Reset Control Register (RSTCTRL)**

31	17	16	15	0
Reserved		SWRST	KEY	
R-0x0000		R/W-0x <sup>(1)</sup>	R/W-0x0003	

Legend: R = Read only; -n = value after reset;

<sup>1</sup> Writes are conditional based on valid key.

**Table 10-22 Reset Control Register Field Descriptions**

Bit	Field	Description
31-17	Reserved	Reserved
16	SWRST	Software reset 0 = Reset 1 = Not reset
15-0	KEY	Key used to enable writes to RSTCTRL and RSTCFG.
<b>End of Table 10-22</b>		

### 10.5.2.8 Reset Configuration Register (RSTCFG)

This register is used to configure the type of reset (a hard reset or a soft reset) initiated by  $\overline{\text{RESET}}$ , the watchdog timer, and the Main PLL Controller's RSTCTRL Register. By default, these resets are hard resets. The Reset Configuration Register (RSTCFG) is shown in [Figure 10-15](#) and described in [Table 10-23](#).

**Figure 10-15 Reset Configuration Register (RSTCFG)**

31	14	13	12	11	4	3	0
Reserved		PLLCTLRSTTYPE	$\overline{\text{RESET}}$ TYPE	Reserved		WDTYPE[N] <sup>(1)</sup>	
R-0x000000		R/W-0 <sup>(2)</sup>	R/W-0 <sup>2</sup>	R-0x0		R/W-0x00 <sup>2</sup>	

Legend: R = Read only; R/W = Read/Write; -n = value after reset

1 Where N = 1, 2, 3,...,N (Not all these outputs may be used on a specific device.)

2 Writes are conditional based on valid key. For details, see Section 10.5.2.7 "Reset Control Register (RSTCTRL)".

**Table 10-23 Reset Configuration Register Field Descriptions**

Bit	Field	Description
31-14	Reserved	Reserved
13	PLLCTLRSTTYPE	PLL controller initiates a software-driven reset of type: 0 = Hard reset (default) 1 = Soft reset
12	$\overline{\text{RESET}}$ TYPE	$\overline{\text{RESET}}$ initiates a reset of type: 0 = Hard reset (default) 1 = Soft reset
11-4	Reserved	Reserved
3	WDTYPE3	Watchdog timer [N] initiates a reset of type: 0 = Hard reset (default) 1 = Soft reset
2	WDTYPE2	
1	WDTYPE1	
0	WDTYPE0	

End of Table 10-23

### 10.5.2.9 Reset Isolation Register (RSISO)

This register is used to select the module clocks that must maintain their clocking without pausing through non-power-on reset. Setting any of these bits effectively blocks reset to all Main PLL Control Registers in order to maintain current values of PLL multiplier, divide ratios, and other settings. Along with setting the module-specific bit in RSISO, the corresponding MDCTLx[12] bit also needs to be set in the PSC to reset-isolate a particular module. For more information on the MDCTLx Register, see the *Power Sleep Controller (PSC) for KeyStone Devices User Guide* in 2.4 "Related Documentation from Texas Instruments" on page 19. The Reset Isolation Register (RSISO) is shown in [Figure 10-16](#) and described in [Table 10-24](#).

**Figure 10-16 Reset Isolation Register (RSISO)**

31	16	15	10	9	8	7	4	3	2	0
Reserved		Reserved		SRIISO	RSISO	Reserved		AIF2ISO	Reserved	
R-0x0000		R-0x00		R/W-0	R/W-0	R-0x0		R/W-0	R-000	

Legend: R = Read only; R/W = Read/Write; -n = value after reset

**Table 10-24 Reset Isolation Register Field Descriptions**

Bit	Field	Description
31-10	Reserved	Reserved.
9	SRIOISO	Isolate SRIO module control 0 = Not reset isolated 1 = Reset isolated
8	SRISO	Isolate SmartReflex control 0 = Not reset isolated 1 = Reset isolated
7-4	Reserved	Reserved
3	AIF2ISO	Isolate AIF2 module control 0 = Not reset isolated 1 = Reset isolated
2-0	Reserved	Reserved

**End of Table 10-24**

### 10.5.3 Main PLL Control Registers

The Main PLL uses two chip-level registers (MAINPLLCTL0 and MAINPLLCTL1) along with the Main PLL Controller for its configuration. These MMRs (memory-mapped registers) exist inside the Bootcfg space. To write to these registers, software should go through an unlocking sequence using the KICK0 and KICK1 registers. These registers reset only on a  $\overline{\text{POR}}$  reset.

For valid configurable values of the MAINPLLCTL registers, see Section 8.1.4 “System PLL Settings” on page 231. See Section 8.2.3.4 “Kicker Mechanism (KICK0 and KICK1) Register” on page 240 for the address location of the KICK registers and their locking and unlocking sequences.

See Figure 10-17 and Table 10-25 for MAINPLLCTL0 details and Figure 10-18 and Table 10-26 for MAINPLLCTL1 details.

**Figure 10-17 Main PLL Control Register 0 (MAINPLLCTL0)**

31	24	23	19	18	12	11	6	5	0
BWADJ[7:0]		Reserved			PLLM[12:6]		Reserved		PLLD
RW-0000 0101		RW - 0000 0			RW-0000000		RW-000000		RW-000000

Legend: RW = Read/Write; -n = value after reset

**Table 10-25 Main PLL Control Register 0 (MAINPLLCTL0) Field Descriptions (Part 1 of 2)**

Bit	Field	Description
31-24	BWADJ[7:0]	BWADJ[11:8] and BWADJ[7:0] are located in MAINPLLCTL0 and MAINPLLCTL1 registers. BWADJ[11:0] should be programmed to a value equal to half of PLLM[12:0] value (round down if PLLM has an odd value) Example: If PLLM = 15, then BWADJ = 7.
23-19	Reserved	Reserved
18-12	PLLM[12:6]	7-bits of a 13-bit field PLLM that selects the values for the multiplication factor. PLLM field is loaded with the multiply factor minus 1.  The PLLM[5:0] bits of the multiplier are controlled by the PLLM register inside the PLL Controller and the PLLM[12:6] bits are controlled by the above chip-level register. MAINPLLCTL0 register PLLM[12:6] bits should be written just before writing to PLLM register PLLM[5:0] bits in the controller to have the complete 13 bit value latched when the GO operation is initiated in the PLL controller. See the <i>Phase Locked Loop (PLL) Controller for KeyStone Devices User Guide</i> in 2.4 “Related Documentation from Texas Instruments” on page 19 for the recommended programming sequence. Output Divide ratio and Bypass enable/disable of the Main PLL is also controlled by the SECCTL register in the PLL Controller. See the “PLL Secondary Control Register (SECCTL)” on page 298 for more details.

**Table 10-25 Main PLL Control Register 0 (MAINPLLCTL0) Field Descriptions (Part 2 of 2)**

Bit	Field	Description
11-6	Reserved	Reserved
5-0	PLLD	A 6-bit field that selects the values for the reference divider. PLLD field is loaded with reference divide value minus 1.
<b>End of Table 10-25</b>		

**Figure 10-18 Main PLL Control Register 1 (MAINPLLCTL1)**

31	7	6	5	4	3	0
Reserved		ENSAT	Reserved		BWADJ[11:8]	
RW - 000000000000000000000000		RW-0	R-00		RW- 0000	

Legend: RW = Read/Write; -n = value after reset

**Table 10-26 Main PLL Control Register 1 (MAINPLLCTL1) Field Descriptions**

Bit	Field	Description
31-7	Reserved	Reserved
6	ENSAT	Needs to be set to 1 for proper PLL operation
5-4	Reserved	Reserved
3-0	BWADJ[11:8]	BWADJ[11:8] and BWADJ[7:0] are located in MAINPLLCTL0 and MAINPLLCTL1 registers. BWADJ[11:0] should be programmed to a value equal to half of PLLM[12:0] value (round down if PLLM has an odd value) Example: If PLLM = 15, then BWADJ = 7
<b>End of Table 10-26</b>		

### 10.5.4 ARM PLL Control Registers

The ARM PLL uses two chip-level registers (ARMPLLCTL0 and ARMPLLCTL1) without using the Main PLL Controller like other PLLs for its configuration. These MMRs (memory-mapped registers) exist inside the Bootcfg space. To write to these registers, software must go through an un-locking sequence using the KICK0 and KICK1 registers. These registers reset only on a POR reset.

For valid configurable values of the ARMPLLCTL registers, see Section 8.1.4.1 “ARM CorePac System PLL Settings” on page 231. See Section 8.2.3.4 “Kicker Mechanism (KICK0 and KICK1) Register” on page 240 for the address location of the KICK registers and their locking and unlocking sequences.

See [Figure 10-19](#) and [Table 10-27](#) for ARMPLLCTL0 details and [Figure 10-20](#) and [Table 10-28](#) for ARMPLLCTL1 details.

**Figure 10-19 ARM PLL Control Register 0 (ARMPLLCTL0) <sup>(1)</sup>**

31	24	23	22	19	18	6	5	0
BWADJ[7:0]		BYPASS	CLKOD		PLLM		PLLD	
RW-0000 1001		RW-1	RW-0001		RW-000000010011		RW-000000	

Legend: RW = Read/Write; -n = value after reset

<sup>1</sup> This register is Reset on  $\overline{\text{POR}}$  only. See the *Phase Locked Loop (PLL) Controller for KeyStone Devices User Guide* in [2.4 “Related Documentation from Texas Instruments”](#) on page 19.



**Table 10-27 ARM PLL Control Register 0 Field Descriptions**

Bit	Field	Description
31-24	BWADJ[7:0]	BWADJ[11:8] and BWADJ[7:0] are located in ARMPLLCTL0 and ARMPLLCTL1 registers. BWADJ[11:0] should be programmed to a value equal to half of PLLM[12:0] value (round down if PLLM has an odd value) Example: If PLLM = 15, then BWADJ = 7
23	BYPASS	PLL bypass mode: 0 = PLL is not in BYPASS mode 1 = PLL is in BYPASS mode
22-19	CLKOD	A 4-bit field that selects the values for the PLL post divider. Valid post divider values are 1 and even values from 2 to 16. CLKOD field is loaded with output divide value minus 1
18-6	PLLM	A 13-bit field that selects the values for the multiplication factor
5-0	PLLD	A 6-bit field that selects the values for the reference divider
<b>End of Table 10-27</b>		

**Figure 10-20 ARM PLL Control Register 1 (ARMPLLCTL1)**

31	15	14	13	7	6	5	4	3	0
Reserved		PLLST	Reserved		ENSAT	Reserved		BWADJ[11:8]	
RW - 000000000000000000		RW-0	RW-0000000		RW-0	R-00		RW-0000	

Legend: RW = Read/Write; -n = value after reset

**Table 10-28 ARM PLL Control Register 1 Field Descriptions**

Bit	Field	Description
31-15	Reserved	Reserved
14	PLLST	PLL Reset bit 0 = PLL Reset is released 1 = PLL Reset is asserted
13-7	Reserved	Reserved
6	ENSAT	Needs to be set to 1 for proper PLL operation
5-4	Reserved	Reserved
3-0	BWADJ[11:8]	BWADJ[11:8] and BWADJ[7:0] are located in ARMPLLCTL0 and ARMPLLCTL1 registers. BWADJ[11:0] should be programmed to a value equal to half of PLLM[12:0] value (round down if PLLM has an odd value) Example: If PLLM = 15, then BWADJ = 7
<b>End of Table 10-28</b>		

See the *Phase Locked Loop (PLL) Controller for KeyStone Devices User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19 for the recommended programming sequence. Output Divide ratio and Bypass enable/disable of the ARM PLL is also controlled by the SECCTL register in the PLL Controller. See the “[PLL Secondary Control Register \(SECCTL\)](#)” on page 298 for more details.

### 10.5.5 Main PLL Controller/ARM/SRIO/HyperLink/PCIe/USB Clock Input Electrical Data/Timing

**Table 10-29 Main PLL Controller/ARM/SRIO/HyperLink/PCIe/USB Clock Input Timing Requirements<sup>(1)</sup> (Part 1 of 3)**  
 (see [Figure 10-21](#) through [Figure 10-24](#))

No.			Min	Max	Unit
<b>SYSCLK[P:N]</b>					
1	tc(SYSCLKN)	Cycle time SYSCLKN cycle time	3.25 or 6.51 or 8.138 <sup>(2)</sup>		ns
1	tc(SYSCLKP)	Cycle time SYSCLKP cycle time	3.25 or 6.51 or 8.138		ns
3	tw(SYSCLKN)	Pulse width SYSCLKN high	0.45*tc	0.55*tc	ns
2	tw(SYSCLKN)	Pulse width SYSCLKN low	0.45*tc	0.55*tc	ns

**Table 10-29 Main PLL Controller/ARM/SRIO/HyperLink/PCIe/USB Clock Input Timing Requirements<sup>(1)</sup> (Part 2 of 3)**  
(see [Figure 10-21](#) through [Figure 10-24](#))

No.			Min	Max	Unit
2	tw(SYSCLKP)	Pulse width SYSCLKP high	0.45*tc	0.55*tc	ns
3	tw(SYSCLKP)	Pulse width SYSCLKP low	0.45*tc	0.55*tc	ns
4	tr(SYSCLK_200 mV)	Transition time SYSCLK differential rise time (200 mV)	50	350	ps
4	tf(SYSCLK_200 mV)	Transition time SYSCLK differential fall time (200 mV)	50	350	ps
5	tj(SYSCLKN)	Jitter, peak_to_peak _ periodic SYSCLKN		0.2*tc(SYSCLKN) <sup>(3)</sup>	ps
5	tj(SYSCLKP)	Jitter, peak_to_peak _ periodic SYSCLKP		0.2*tc(SYSCLKP)	ps
<b>ARMCLK[P:N]</b>					
1	tc(ARMCLKN)	Cycle time ARMCLKN cycle time	3.2	25	ns
1	tc(ARMCLKP)	Cycle time ARMCLKP cycle time	3.2	25	ns
3	tw(ARMCLKN)	Pulse width ARMCLKN high	0.45*tc(ARMCLKN)	0.55*tc(ARMCLKN)	ns
2	tw(ARMCLKN)	Pulse width ARMCLKN low	0.45*tc(ARMCLKN)	0.55*tc(ARMCLKN)	ns
2	tw(ARMCLKP)	Pulse width ARMCLKP high	0.45*tc(ARMCLKP)	0.55*tc(ARMCLKP)	ns
3	tw(ARMCLKP)	Pulse width ARMCLKP low	0.45*tc(ARMCLKP)	0.55*tc(ARMCLKP)	ns
4	tr(ARMCLK_200 mV)	Transition time ARMCLK differential rise time (200 mV)	50	350	ps
4	tf(ARMCLK_200 mV)	Transition time ARMCLK differential fall time (200 mV)	50	350	ps
5	tj(ARMCLKN)	Jitter, peak_to_peak _ periodic ARMCLKN		100	ps
5	tj(ARMCLKP)	Jitter, peak_to_peak _ periodic ARMCLKP		100	ps
<b>ALTCORECLK[P:N]</b>					
1	tc(ALTCORECLKN)	Cycle time ALTCORECLKN cycle time	3.2	25	ns
1	tc(ALTCORECLKP)	Cycle time ALTCORECLKP cycle time	3.2	25	ns
3	tw(ALTCORECLKN)	Pulse width ALTCORECLKN high	0.45*tc(ALTCORECLKN)	0.55*tc(ALTCORECLKN)	ns
2	tw(ALTCORECLKN)	Pulse width ALTCORECLKN low	0.45*tc(ALTCORECLKN)	0.55*tc(ALTCORECLKN)	ns
2	tw(ALTCORECLKP)	Pulse width ALTCORECLKP high	0.45*tc(ALTCORECLKP)	0.55*tc(ALTCORECLKP)	ns
3	tw(ALTCORECLKP)	Pulse width ALTCORECLKP low	0.45*tc(ALTCORECLKP)	0.55*tc(ALTCORECLKP)	ns
4	tr(ALTCORECLK_200 mV)	Transition time ALTCORECLK differential rise time (200 mV)	50	350	ps
4	tf(ALTCORECLK_200 mV)	Transition time ALTCORECLK differential fall time (200 mV)	50	350	ps
5	tj(ALTCORECLKN)	Jitter, peak_to_peak _ periodic ALTCORECLKN		100	ps
5	tj(ALTCORECLKP)	Jitter, peak_to_peak _ periodic ALTCORECLKP		100	ps
<b>SRIOSGMIICLK[P:N]</b>					
1	tc(SRIOSGMIICLK)	Cycle time SRIOSGMIICLK cycle time	3.2 or 6.4 or 8		ns
1	tc(SRIOSGMIICLK)	Cycle time SRIOSGMIICLK cycle time	3.2 or 6.4 or 8		ns
3	tw(SRIOSGMIICLK)	Pulse width SRIOSGMIICLK high	0.45*tc(SRIOSGMIICLK)	0.55*tc(SRIOSGMIICLK)	ns
2	tw(SRIOSGMIICLK)	Pulse width SRIOSGMIICLK low	0.45*tc(SRIOSGMIICLK)	0.55*tc(SRIOSGMIICLK)	ns
2	tw(SRIOSGMIICLK)	Pulse width SRIOSGMIICLK high	0.45*tc(SRIOSGMIICLK)	0.55*tc(SRIOSGMIICLK)	ns
3	tw(SRIOSGMIICLK)	Pulse width SRIOSGMIICLK low	0.45*tc(SRIOSGMIICLK)	0.55*tc(SRIOSGMIICLK)	ns
4	tr(SRIOSGMIICLK_200mV)	Transition time SRIOSGMIICLK differential rise time (200 mV)	50	350	ps
4	tf(SRIOSGMIICLK_200mV)	Transition time SRIOSGMIICLK differential fall time (200 mV)	50	350	ps
5	tj(SRIOSGMIICLK)	Jitter, RMS SRIOSGMIICLK		2	ps, RMS

**Table 10-29 Main PLL Controller/ARM/SRIO/HyperLink/PCIe/USB Clock Input Timing Requirements<sup>(1)</sup> (Part 3 of 3)**  
 (see Figure 10-21 through Figure 10-24)


No.			Min	Max	Unit
5	tj(SRIOSGMIICLK)	Jitter, RMS SRIOSGMIICLK		2	ps, RMS
5	tj(SRIOSGMIICLKN)	Jitter, RMS SRIOSGMIICLKN (SRIO not used)		4	ps, RMS
5	tj(SRIOSGMIICLK)	Jitter, RMS SRIOSGMIICLK (SRIO not used)		4	ps, RMS
<b>HYPxCLK[P:N]</b>					
1	tc(HYPCLKN)	Cycle time HYPCLKN cycle time	3.2 or 4 or 6.4		ns
1	tc(HYPCLKP)	Cycle time HYPCLKP cycle time	3.2 or 4 or 6.4		ns
3	tw(HYPCLKN)	Pulse width HYPCLKN high	0.45*tc(HYPCLKN)	0.55*tc(HYPCLKN)	ns
2	tw(HYPCLKN)	Pulse width HYPCLKN low	0.45*tc(HYPCLKN)	0.55*tc(HYPCLKN)	ns
2	tw(HYPCLKP)	Pulse width HYPCLKP high	0.45*tc(HYPCLKP)	0.55*tc(HYPCLKP)	ns
3	tw(HYPCLKP)	Pulse width HYPCLKP low	0.45*tc(HYPCLKP)	0.55*tc(HYPCLKP)	ns
4	tr(HYPCLK)	Rise time HYPCLK differential rise time (10% to 90%)		0.2*tc(HYPCLK)	ps
4	tf(HYPCLK)	Fall time HYPCLK differential fall time (10% to 90%)		0.2*tc(HYPCLK)	ps
5	tj(HYPCLKN)	Jitter, RMS HYPCLKN		4	ps, RMS
5	tj(HYPCLKP)	Jitter, RMS HYPCLKP		4	ps, RMS
<b>PCIECLK[P:N]</b>					
1	tc(PCIECLKN)	Cycle time PCIECLKN cycle time	3.2 or 4 or 6.4 or 10		ns
1	tc(PCIECLKP)	Cycle time PCIECLKP cycle time	3.2 or 4 or 6.4 or 10		ns
3	tw(PCIECLKN)	Pulse width PCIECLKN high	0.45*tc(PCIECLKN)	0.55*tc(PCIECLKN)	ns
2	tw(PCIECLKN)	Pulse width PCIECLKN low	0.45*tc(PCIECLKN)	0.55*tc(PCIECLKN)	ns
2	tw(PCIECLKP)	Pulse width PCIECLKP high	0.45*tc(PCIECLKP)	0.55*tc(PCIECLKP)	ns
3	tw(PCIECLKP)	Pulse width PCIECLKP low	0.45*tc(PCIECLKP)	0.55*tc(PCIECLKP)	ns
4	tr(PCIECLK)	Rise time PCIECLK differential rise time (10% to 90%)		0.2*tc(PCIECLK)	ps
4	tf(PCIECLK)	Fall time PCIECLK differential fall time (10% to 90%)		0.2*tc(PCIECLK)	ps
5	tj(PCIECLKN)	Jitter, RMS PCIECLKN		4	ps, RMS
5	tj(PCIECLKP)	Jitter, RMS PCIECLKP		4	ps, RMS
<b>USBCLK[P:M]</b>					
1	tc(USBCLKN)	Cycle time USBCLKN cycle time	5	50	ns
1	tc(USBCLKP)	Cycle time USBCLKP cycle time	5	50	ns
3	tw(USBCLKN)	Pulse width USBCLKN high	0.45*tc(USBCLKN)	0.55*tc(USBCLKN)	ns
2	tw(USBCLKN)	Pulse width USBCLKN low	0.45*tc(USBCLKN)	0.55*tc(USBCLKN)	ns
2	tw(USBCLKP)	Pulse width USBCLKP high	0.45*tc(USBCLKP)	0.55*tc(USBCLKP)	ns
3	tw(USBCLKP)	Pulse width USBCLKP low	0.45*tc(USBCLKP)	0.55*tc(USBCLKP)	ns
4	tr(USBCLK)	Rise time USBCLK differential rise time (10% to 90%)		TBD	ps
4	tf(USBCLK)	Fall time USBCLK differential fall time (10% to 90%)		TBD	ps
5	tj(USBCLKN)	Jitter, RMS USBCLKN		3	ps, RMS
5	tj(USBCLKP)	Jitter, RMS USBCLKP		3	ps, RMS
<b>End of Table 10-29</b>					

1 See the Hardware Design Guide for KeyStone II Devices (in development) for detailed recommendations.


2 If AIF2 is being used then SYSCLK(N|P) can be programmed only to fixed values, if AIF2 is not being used then any value in the range between the min and max values can be used.

3 If AIF2 is used then the Max allowed jitter on SYSCLK(N|P) is 4ps RMS

**Figure 10-21 Main PLL Controller/SRIO/HyperLink/PCIe/USB Clock Input Timing**



**Figure 10-22 Main PLL Transition Time**



**Figure 10-23 HYP0CLK, HYP1CLK, and PCIECLK Rise and Fall Times**





Figure 10-24 USBCLK Rise and Fall Times




## 10.6 DDR3A PLL and DDR3B PLL

The DDR3A PLL and DDR3B PLL generate interface clocks for the DDR3A and DDR3B memory controllers. When coming out of power-on reset, DDR3A PLL and DDR3B PLL are programmed to a valid frequency during the boot configuration process before being enabled and used.

DDR3A PLL and DDR3B PLL power is supplied via the DDR3 PLL power-supply pin (AVDDA2). An external EMI filter circuit must be added to all PLL supplies. See the *Hardware Design Guide for KeyStone II Devices* (in development) for detailed recommendations.

Figure 10-25 DDR3A PLL and DDR3B PLL Block Diagram



### 10.6.1 DDR3A PLL and DDR3B PLL Control Registers

The DDR3A PLL and DDR3B PLL, which are used to drive the DDR3A PHY and DDR3B PHY for the EMIF, do not use a PLL controller. DDR3A PLL and DDR3B PLL can be controlled using the DDR3APLLCTL0/DDR3BPLLCTL0 and DDR3APLLCTL1/DDR3BPLLCTL1 registers located in the Bootcfg module. These MMRs (memory-mapped registers) exist inside the Bootcfg space. To write to these registers, software must go through an unlocking sequence using the KICK0 and KICK1 registers. For suggested configurable values, see 8.1.4 “System PLL Settings” on page 231. See 8.2.3.4 “Kicker Mechanism (KICK0 and KICK1)

Register” on page 240 for the address location of the registers and locking and unlocking sequences for accessing the registers. These registers are reset on  $\overline{\text{POR}}$  only.

**Figure 10-26 DDR3A PLL and DDR3B PLL Control Register 0 (DDR3APLLCTL0/DDR3BPLLCTL0)**

31	24	23	22	19	18	6	5	0
BWADJ[7:0]		BYPASS	CLKOD		PLLM			PLLD
RW-0000 1001		RW-1	RW-0001		RW-0000000010011			RW-000000

Legend: RW = Read/Write; -n = value after reset

**Table 10-30 DDR3A PLL and DDR3B PLL Control Register 0 Field Descriptions**

Bit	Field	Description
31-24	BWADJ[7:0]	BWADJ[11:8] and BWADJ[7:0] are located in DDR3PLLCTL0 and DDR3PLLCTL1 registers. BWADJ[11:0] should be programmed to a value equal to half of PLLM[12:0] value (round down if PLLM has an odd value) Example: If PLLM = 15, then BWADJ = 7
23	BYPASS	PLL bypass mode: 0 = PLL is not in BYPASS mode 1 = PLL is in BYPASS mode
22-19	CLKOD	A 4-bit field that selects the values for the PLL post divider. Valid post divider values are 1 and even values from 2 to 16. CLKOD field is loaded with output divide value minus 1
18-6	PLLM	A 13-bit field that selects the values for the PLL multiplication factor. PLLM field is loaded with the multiply factor minus 1
5-0	PLLD	A 6-bit field that selects the values for the reference (input) divider. PLLD field is loaded with reference divide value minus 1
<b>End of Table 10-30</b>		

**Figure 10-27 DDR3A PLL and DDR3B PLL Control Register 1 (DDR3APLLCTL0/DDR3BPLLCTL1)**

31	15	14	13	7	6	5	4	3	0
Reserved		PLLST	Reserved		ENSAT	Reserved		BWADJ[11:8]	
RW - 00000000000000000000		RW-0	RW-00000000		RW-0	R-00		RW- 0000	

Legend: RW = Read/Write; -n = value after reset

**Table 10-31 DDR3A PLL and DDR3B PLL Control Register 1 Field Descriptions**

Bit	Field	Description
31-15	Reserved	Reserved
14	PLLST	PLL Reset bit 0 = PLL Reset is released 1 = PLL Reset is asserted
13-7	Reserved	Reserved
6	ENSAT	Needs to be set to 1 for proper PLL operation
5-4	Reserved	Reserved
3-0	BWADJ[11:8]	BWADJ[11:8] and BWADJ[7:0] are located in DDRPLLCTL0 and DDRPLLCTL1 registers. BWADJ[11:0] should be programmed to a value equal to half of PLLM[12:0] value (round down if PLLM has an odd value) Example: If PLLM = 15, then BWADJ = 7
<b>End of Table 10-31</b>		

### 10.6.2 DDR3A PLL and DDR3B PLL Device-Specific Information

As shown in Figure 10-25, the output of DDR3A PLL and DDR3B PLL (PLLOUT) is divided by 2 and directly fed to the DDR3A and DDR3B memory controller. During power-on resets, the internal clocks of the DDR3 PLL are affected as described in Section 10.4 “Reset Controller” on page 287. The DDR3 PLL is unlocked only during the power-up sequence and is locked by the time the RESETSTAT pin goes high. It does not lose lock during any of the other resets.

### 10.6.3 DDR3 PLL Input Clock Electrical Data/Timing


Table 10-32 applies to both DDR3A and DDR3B memory interfaces.

**Table 10-32 DDR3 PLL DDRCLK(N|P) Timing Requirements**  
(see Figure 10-28 and Figure 10-22)

No.			Min	Max	Unit
<b>DDRCLK[P:N]</b>					
1	tc(DDRCLKN)	Cycle time _ DDRCLKN cycle time	3.2	25	ns
1	tc(DDRCLKP)	Cycle time _ DDRCLKP cycle time	3.2	25	ns
3	tw(DDRCLKN)	Pulse width _ DDRCLKN high	0.45*tc(DDRCLKN)	0.55*tc(DDRCLKN)	ns
2	tw(DDRCLKN)	Pulse width _ DDRCLKN low	0.45*tc(DDRCLKN)	0.55*tc(DDRCLKN)	ns
2	tw(DDRCLKP)	Pulse width _ DDRCLKP high	0.45*tc(DDRCLKP)	0.55*tc(DDRCLKP)	ns
3	tw(DDRCLKP)	Pulse width _ DDRCLKP low	0.45*tc(DDRCLKP)	0.55*tc(DDRCLKP)	ns
4	tr(DDRCLK_200 mV)	Transition time _ DDRCLK differential rise time (200 mV)	50	350	ps
4	tf(DDRCLK_200 mV)	Transition time _ DDRCLK differential fall time (200 mV)	50	350	ps
5	tj(DDRCLKN)	Jitter, peak_to_peak _ periodic DDRCLKN		0.02*tc(DDRCLKN)	ps
5	tj(DDRCLKP)	Jitter, peak_to_peak _ periodic DDRCLKP		0.02*tc(DDRCLKP)	ps

**End of Table 10-32**

**Figure 10-28 DDR3 PLL DDRCLK Timing**




## 10.7 PASS PLL

The PASS PLL generates interface clocks for the Network Coprocessor. Using the PACLKSEL pin the user can select the input source of the PASS PLL as either the output of the Main PLL mux or the PASSCLK clock reference source. When coming out of power-on reset, PASS PLL comes out in a bypass mode and needs to be programmed to a valid frequency before being enabled and used.

PASS PLL power is supplied via the PASS PLL power-supply pin (AVDDA3). An external EMI filter circuit must be added to all PLL supplies. See the *Hardware Design Guide for KeyStone II Devices* (in development) for detailed recommendations.

**Figure 10-29 PASS PLL Block Diagram**



**10.7.1 PASS PLL Local Clock Dividers**

The clock signal from the PASS PLL Controller is routed to the Network Coprocessor. The Net CP module has two internal dividers with fixed division ratios. See table [Table 10-34](#).

**Table 10-33 PASS PLL Clock Domain Module Internal Clock Dividers**

Clock	Module	Internal Clock Divider(s)
PLLOUT	Network Coprocessor	/13, /16

End of Table 10-33

**10.7.2 PASS PLL Control Registers**

The PASS PLL, which is used to drive the Network Coprocessor, does not use a PLL controller. PASS PLL can be controlled using the PAPLLCTL0 and PAPLLCTL1 registers located in the Bootcfg module. These MMRs (memory-mapped registers) exist inside the Bootcfg space. To write to these registers, software must go through an unlocking sequence using the KICK0 and KICK1 registers. For suggested configuration values, see 8.1.4 “System PLL Settings” on page 231. See 8.2.3.4 “Kicker Mechanism (KICK0 and KICK1) Register” on page 240 for the address location of the registers and locking and unlocking sequences for accessing these registers. These registers are reset on POR only.

**Figure 10-30 PASS PLL Control Register 0 (PASSPLLCTL0)**

31	24	23	22	19	18	6	5	0
BWADJ[7:0]	BYPASS	CLKOD	PLLM			PLLD		
RW-0000 1001	RW-1	RW-0001	RW-0000000010011			RW-000000		

Legend: RW = Read/Write; -n = value after reset



**Table 10-34 PASS PLL Control Register 0 Field Descriptions (PASSPLLCTL0)**

Bit	Field	Description
31-24	BWADJ[7:0]	BWADJ[11:8] and BWADJ[7:0] are located in PASSPLLCTL0 and PASSPLLCTL1 registers. BWADJ[11:0] should be programmed to a value equal to half of PLLM[12:0] value (round down if PLLM has an odd value) Example: If PLLM = 15, then BWADJ = 7
23	BYPASS	PLL bypass mode: 0 = PLL is not in BYPASS mode 1 = PLL is in BYPASS mode
22-19	CLKOD	A 4-bit field that selects the values for the PLL post divider. Valid post divider values are 1 and even values from 2 to 16. CLKOD field is loaded with output divide value minus 1
18-6	PLLM	A 13-bit field that selects the values for the multiplication factor (see note below). PLLM field is loaded with the multiply factor minus 1.
5-0	PLLD	A 6-bit field that selects the values for the reference divider. PLLD field is loaded with reference divide value minus 1.

**End of Table 10-34**

**Figure 10-31 PASS PLL Control Register 1 (PASSPLLCTL1)**

31	15	14	13	12	7	6	5	4	3	0
Reserved			PLL RST	PAPLL	Reserved		ENSAT	Reserved		BWADJ[11:8]
RW - 000000000000000000			RW-0	RW-0	RW-000000		RW-0	R-00		RW- 0000

Legend: RW = Read/Write; -n = value after reset

**Table 10-35 PASS PLL Control Register 1 Field Descriptions (PASSPLLCTL1)**

Bit	Field	Description
31-15	Reserved	Reserved
14	PLL RST	PLL Reset bit 0 = PLL Reset is released 1 = PLL Reset is asserted
13	PAPLL	0 = Not supported 1 = PAPLL
12-7	Reserved	Reserved
6	ENSAT	Needs to be set to 1 for proper PLL operation
5-4	Reserved	Reserved
3-0	BWADJ[11:8]	BWADJ[11:8] and BWADJ[7:0] are located in PASSPLLCTL0 and PASSPLLCTL1 registers. BWADJ[11:0] should be programmed to a value equal to half of PLLM[12:0] value (round down if PLLM has an odd value) Example: If PLLM = 15, then BWADJ = 7

**End of Table 10-35**

### 10.7.3 PASS PLL Device-Specific Information

As shown in [Figure 10-29](#), the output of PASS PLL (PLLOUT) is divided by 3 and directly fed to the Network Coprocessor. During power-on resets, the internal clocks of the PASS PLL are affected as described in Section 10.4 “[Reset Controller](#)” on page 287. The PASS PLL is unlocked only during the power-up sequence and is locked by the time the `RESETSTAT` pin goes high. It does not lose lock during any other resets.


### 10.7.4 PASS PLL Input Clock Electrical Data/Timing

**Table 10-36 PASS PLL Timing Requirements**  
 (See [Figure 10-32](#) and [Figure 10-22](#))

No.			Min	Max	Unit
<b>PASSCLK[P:N]</b>					
1	tc(PASSCLKN)	Cycle time _ PASSCLKN cycle time	3.2	6.4	ns
1	tc(PASSCLKP)	Cycle time _ PASSCLKP cycle time	3.2	6.4	ns
3	tw(PASSCLKN)	Pulse width _ PASSCLKN high	0.45*tc(PASSCLKN)	0.55*tc(PASSCLKN)	ns
2	tw(PASSCLKN)	Pulse width _ PASSCLKN low	0.45*tc(PASSCLKN)	0.55*tc(PASSCLKN)	ns
2	tw(PASSCLKP)	Pulse width _ PASSCLKP high	0.45*tc(PASSCLKP)	0.55*tc(PASSCLKP)	ns
3	tw(PASSCLKP)	Pulse width _ PASSCLKP low	0.45*tc(PASSCLKP)	0.55*tc(PASSCLKP)	ns
4	tr(PASSCLK_200mV)	Transition time _ PASSCLK differential rise time (200 mV)	50	350	ps
4	tf(PASSCLK_200mV)	Transition time _ PASSCLK differential fall time (200 mV)	50	350	ps
5	tj(PASSCLKN)	Jitter, peak_to_peak _ periodic PASSCLKN		100	ps, pk-pk
5	tj(PASSCLKP)	Jitter, peak_to_peak _ periodic PASSCLKP		100	ps, pk-pk

**End of Table 10-36**

**Figure 10-32 PASS PLL Timing**



## 10.8 External Interrupts

### 10.8.1 External Interrupts Electrical Data/Timing


**Table 10-37 NMI and LRESET Timing Requirements <sup>(1)</sup>**  
 (see [Figure 10-33](#))

No.			Min	Max	Unit
1	tsu(LRESET-LRESETNMIENL)	Setup time - LRESET valid before LRESETNMIEN low	12*P		ns
1	tsu(NMI-LRESETNMIENL)	Setup time - NMI valid before LRESETNMIEN low	12*P		ns
1	tsu(CORESELn-LRESETNMIENL)	Setup time - CORESEL[3:0] valid before LRESETNMIEN low	12*P		ns
2	th(LRESETNMIENL-LRESET)	Hold time - LRESET valid after LRESETNMIEN high	12*P		ns
2	th(LRESETNMIENL-NMI)	Hold time - NMI valid after LRESETNMIEN high	12*P		ns
2	th(LRESETNMIENL-CORESELn)	Hold time - CORESEL[3:0] valid after LRESETNMIEN high	12*P		ns
3	tw(LRESETNMIEN)	Pulsewidth - LRESETNMIEN low width	12*P		ns

**End of Table 10-37**

<sup>1</sup> P = 1/SYSCLK1 clock frequency in ns.

**Figure 10-33**  $\overline{\text{NMI}}$  and  $\overline{\text{LRESET}}$  Timing



## 10.9 DDR3A and DDR3B Memory Controllers

The 72-bit DDR3 Memory Controller bus of the TCI6636K2H is used to interface to JEDEC standard-compliant DDR3 SDRAM devices. The DDR3 external bus interfaces only to DDR3 SDRAM devices and does not share the bus with any other type of peripheral.

### 10.9.1 DDR3 Memory Controller Device-Specific Information

The TCI6636K2H includes one 64-bit wide, **1.5-V DDR3 SDRAM EMIF interface**. The DDR3 interface can operate at 800 mega transfers per second (MTS), 1033 MTS, **1333 MTS**, and 1600 MTS.

Due to the complicated nature of the interface, a limited number of topologies are supported to provide a 16-bit, 32-bit, or 64-bit interface.

The DDR3 electrical requirements are fully specified in the DDR Jedec Specification JESD79-3C. Standard DDR3 SDRAMs are available in 8-bit and 16-bit versions allowing for the following bank topologies to be supported by the interface:

- **72-bit:** Five 16-bit SDRAMs (including 8 bits of ECC)
- **72-bit:** Nine 8-bit SDRAMs (including 8 bits of ECC)
- **36-bit:** Three 16-bit SDRAMs (including 4 bits of ECC)
- **36-bit:** Five 8-bit SDRAMs (including 4 bits of ECC)
- **64-bit:** Four 16-bit SDRAMs
- **64-bit:** Eight 8-bit SDRAMs
- **32-bit:** Two 16-bit SDRAMs
- **32-bit:** Four 8-bit SDRAMs
- **16-bit:** One 16-bit SDRAM
- **16-bit:** Two 8-bit SDRAMs

The approach to specifying interface timing for the DDR3 memory bus is different than on other interfaces such as I<sup>2</sup>C or SPI. For these other interfaces, the device timing was specified in terms of data manual specifications and I/O buffer information specification (IBIS) models. For the DDR3 memory bus, the approach is to specify compatible DDR3 devices and provide the printed circuit board (PCB) solution and guidelines directly to the user.

A race condition may exist when certain masters write data to the DDR3 memory controller. For example, if master A passes a software message via a buffer in external memory and does not wait for an indication that the write completes before signaling to master B that the message is ready, when master B attempts to read the software message, the master B read may bypass the master A write. Thus, master B may read stale data and receive an incorrect message.

Some master peripherals (e.g., EDMA3 transfer controllers with TCCMOD=0) always wait for the write to complete before signaling an interrupt to the system, thus avoiding this race condition. For masters that do not have a hardware specification of write-read ordering, it may be necessary to specify data ordering in the software.

If master A does not wait for an indication that a write is complete, it must perform the following workaround:

1. Perform the required write to DDR3 memory space.
2. Perform a dummy write to the DDR3 memory controller module ID and revision register.
3. Perform a dummy read to the DDR3 memory controller module ID and revision register.
4. Indicate to master B that the data is ready to be read after completion of the read in step 3. The completion of the read in step 3 ensures that the previous write was done.

### 10.9.2 DDR3 Slew Rate Control

The DDR3 slew rate is controlled by use of the PHY registers. See the *KeyStone II DDR3 UserGuide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19 for details.

### 10.9.3 DDR3 Memory Controller Electrical Data/Timing

The *DDR3 Implementation Guidelines* Application Report in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19 specifies a complete DDR3 interface solution as well as a list of compatible DDR3 devices. The DDR3 electrical requirements are fully specified in the DDR3 Jedec Specification JESD79-3C. TI has performed the simulation and system characterization to ensure all DDR3 interface timings in this solution are met. Therefore, no electrical data/timing information is supplied here for this interface.



**Note**—TI supports *only* designs that follow the board design guidelines outlined in the application report.

## 10.10 I<sup>2</sup>C Peripheral

The Inter-Integrated Circuit (I<sup>2</sup>C) module provides an interface between DSP and other devices compliant with Philips Semiconductors (now NXP Semiconductors) Inter-Integrated Circuit bus specification version 2.1. External components attached to this 2-wire serial bus can transmit/receive up to 8-bit data to/from the device through the I<sup>2</sup>C module.

### 10.10.1 I<sup>2</sup>C Device-Specific Information

The device includes multiple I<sup>2</sup>C peripheral modules.



**Note**—When using the I<sup>2</sup>C module, ensure there are external pullup resistors on the SDA and SCL pins.


The I<sup>2</sup>C modules on the TCI6636K2H may be used by the DSP to control local peripheral ICs (DACs, ADCs, etc.), communicate with other controllers in a system, or to implement a user interface.

The I<sup>2</sup>C port supports:

- Compatibility with Philips I<sup>2</sup>C specification revision 2.1 (January 2000)
- Fast mode up to 400 kbps (no fail-safe I/O buffers)
- Noise filter to remove noise of 50 ns or less
- 7-bit and 10-bit device addressing modes
- Multi-master (transmit/receive) and slave (transmit/receive) functionality
- Events: DMA, interrupt, or polling
- Slew-rate limited open-drain output buffers

Figure 10-34 shows a block diagram of the I<sup>2</sup>C module.

**Figure 10-34 I<sup>2</sup>C Module Block Diagram**



■ Shading denotes control/status registers.

### 10.10.2 I<sup>2</sup>C Peripheral Register Description

**Table 10-38 I<sup>2</sup>C Registers (Part 1 of 2)**

Hex Address Offsets	Acronym	Register Name
0x0000	ICOAR	I <sup>2</sup> C Own Address Register
0x0004	ICIMR	I <sup>2</sup> C Interrupt Mask/status Register
0x0008	ICSTR	I <sup>2</sup> C Interrupt Status Register
0x000C	ICCLKL	I <sup>2</sup> C Clock Low-time Divider Register
0x0010	ICCLKH	I <sup>2</sup> C Clock High-time Divider Register
0x0014	ICCNT	I <sup>2</sup> C Data Count Register
0x0018	ICDRR	I <sup>2</sup> C Data Receive Register
0x001C	ICSAR	I <sup>2</sup> C Slave Address Register
0x0020	ICDXR	I <sup>2</sup> C Data Transmit Register
0x0024	ICMDR	I <sup>2</sup> C Mode Register
0x0028	ICIVR	I <sup>2</sup> C Interrupt Vector Register
0x002C	ICEMDR	I <sup>2</sup> C Extended Mode Register
0x0030	ICPSC	I <sup>2</sup> C Prescaler Register

**Table 10-38 I<sup>2</sup>C Registers (Part 2 of 2)**

Hex Address Offsets	Acronym	Register Name
0x0034	ICPID1	I <sup>2</sup> C Peripheral Identification Register 1 [value: 0x0000 0105]
0x0038	ICPID2	I <sup>2</sup> C Peripheral Identification Register 2 [value: 0x0000 0005]
0x003C -0x007F	-	Reserved
<b>End of Table 10-38</b>		

### 10.10.3 I<sup>2</sup>C Electrical Data/Timing

#### 10.10.3.1 Inter-Integrated Circuits (I<sup>2</sup>C) Timing

**Table 10-39 I<sup>2</sup>C Timing Requirements <sup>(1)</sup>**  
 (see Figure 10-35)

No.			Standard Mode		Fast Mode		Units
			Min	Max	Min	Max	
1	t <sub>c(SCL)</sub>	Cycle time, SCL	10		2.5		μs
2	t <sub>su(SCLH-SDAL)</sub>	Setup time, SCL high before SDA low (for a repeated START condition)	4.7		0.6		μs
3	t <sub>h(SDAL-SCLL)</sub>	Hold time, SCL low after SDA low (for a START and a repeated START condition)	4		0.6		μs
4	t <sub>w(SCLL)</sub>	Pulse duration, SCL low	4.7		1.3		μs
5	t <sub>w(SCLH)</sub>	Pulse duration, SCL high	4		0.6		μs
6	t <sub>su(SDAV-SCLH)</sub>	Setup time, SDA valid before SCL high	250		100 <sup>(2)</sup>		ns
7	t <sub>h(SCLL-SDAV)</sub>	Hold time, SDA valid after SCL low (for I <sup>2</sup> C bus devices)	0 <sup>(3)</sup>	3.45	0 <sup>(3)</sup>	0.9 <sup>(4)</sup>	μs
8	t <sub>w(SDAH)</sub>	Pulse duration, SDA high between STOP and START conditions	4.7		1.3		μs
9	t <sub>r(SDA)</sub>	Rise time, SDA		1000	20 + 0.1C <sub>b</sub> <sup>(5)</sup>	300	ns
10	t <sub>r(SCL)</sub>	Rise time, SCL		1000	20 + 0.1C <sub>b</sub> <sup>(5)</sup>	300	ns
11	t <sub>f(SDA)</sub>	Fall time, SDA		300	20 + 0.1C <sub>b</sub> <sup>(5)</sup>	300	ns
12	t <sub>f(SCL)</sub>	Fall time, SCL		300	20 + 0.1C <sub>b</sub> <sup>(5)</sup>	300	ns
13	t <sub>su(SCLH-SDAH)</sub>	Setup time, SCL high before SDA high (for STOP condition)	4		0.6		μs
14	t <sub>w(SP)</sub>	Pulse duration, spike (must be suppressed)			0	50	ns
	C <sub>b</sub> <sup>(5)</sup>	Capacitive load for each bus line		400		400	pF
<b>End of Table 10-39</b>							

1 The I<sup>2</sup>C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down.


2 A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, but the requirement t<sub>su(SDA-SCLH)</sub> ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>r</sub> max + t<sub>su(SDA-SCLH)</sub> = 1000 + 250 = 1250 ns (according to the Standard-mode I<sup>2</sup>C-Bus Specification) before the SCL line is released.

3 A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IHmin</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL.

4 The maximum t<sub>h(SDA-SCLL)</sub> has to be met only if the device does not stretch the low period [t<sub>w(SCLL)</sub>] of the SCL signal.

5 C<sub>b</sub> = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.

**Figure 10-35 I<sup>2</sup>C Receive Timings**



**Table 10-40 I<sup>2</sup>C Switching Characteristics <sup>(1)</sup>**  
 (see Figure 10-36)


No.	Parameter	Standard Mode		Fast Mode		Unit
		Min	Max	Min	Max	
16	$t_{c(SCL)}$ Cycle time, SCL	10		2.5		$\mu$ s
17	$t_{su(SCLH-SDAL)}$ Setup time, SCL high to SDA low (for a repeated START condition)	4.7		0.6		$\mu$ s
18	$t_{h(SDAL-SCLL)}$ Hold time, SDA low after SCL low (for a START and a repeated START condition)	4		0.6		$\mu$ s
19	$t_{w(SCLL)}$ Pulse duration, SCL low	4.7		1.3		$\mu$ s
20	$t_{w(SCLH)}$ Pulse duration, SCL high	4		0.6		$\mu$ s
21	$t_{d(SDAV-SDLH)}$ Delay time, SDA valid to SCL high	250		100		ns
22	$t_{v(SDLL-SDAV)}$ Valid time, SDA valid after SCL low (for I <sup>2</sup> C bus devices)	0		0	0.9	$\mu$ s
23	$t_{w(SDAH)}$ Pulse duration, SDA high between STOP and START conditions	4.7		1.3		$\mu$ s
24	$t_{r(SDA)}$ Rise time, SDA		1000	$20 + 0.1C_b^{(1)}$	300	ns
25	$t_{r(SCL)}$ Rise time, SCL		1000	$20 + 0.1C_b^{(1)}$	300	ns
26	$t_{f(SDA)}$ Fall time, SDA		300	$20 + 0.1C_b^{(1)}$	300	ns
27	$t_{f(SCL)}$ Fall time, SCL		300	$20 + 0.1C_b^{(1)}$	300	ns
28	$t_{d(SCLH-SDAH)}$ Delay time, SCL high to SDA high (for STOP condition)	4		0.6		$\mu$ s
	$C_p$ Capacitance for each I <sup>2</sup> C pin		10		10	pF

**End of Table 10-40**

<sup>1</sup>  $C_b$  = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.



Figure 10-36 I<sup>2</sup>C Transmit Timings



### 10.11 SPI Peripheral

The Serial Peripheral Interconnect (SPI) module provides an interface between the DSP and other SPI-compliant devices. The primary intent of this interface is to allow for connection to an SPI ROM for boot. The SPI module on TCI6636K2H is supported only in master mode. Additional chip-level components can also be included, such as temperature sensors or an I/O expander.

#### 10.11.1 SPI Electrical Data/Timing

Table 10-41 SPI Timing Requirements

See Figure 10-37)

No.			Min	Max	Unit
<b>Master Mode Timing Diagrams — Base Timings for 3 Pin Mode</b>					
7	tsu(SPIDIN-SPC)	Input setup time, SPIDIN valid before receive edge of SPICLK. Polarity = 0 Phase = 0	2		ns
7	tsu(SPIDIN-SPC)	Input setup time, SPIDIN valid before receive edge of SPICLK. Polarity = 0 Phase = 1	2		ns
7	tsu(SPIDIN-SPC)	Input setup time, SPIDIN valid before receive edge of SPICLK. Polarity = 1 Phase = 0	2		ns
7	tsu(SPIDIN-SPC)	Input setup time, SPIDIN valid before receive edge of SPICLK. Polarity = 1 Phase = 1	2		ns
8	th(SPC-SPIDIN)	Input hold time, SPIDIN valid after receive edge of SPICLK. Polarity = 0 Phase = 0	5		ns
8	th(SPC-SPIDIN)	Input hold time, SPIDIN valid after receive edge of SPICLK. Polarity = 0 Phase = 1	5		ns
8	th(SPC-SPIDIN)	Input hold time, SPIDIN valid after receive edge of SPICLK. Polarity = 1 Phase = 0	5		ns
8	th(SPC-SPIDIN)	Input hold time, SPIDIN valid after receive edge of SPICLK. Polarity = 1 Phase = 1	5		ns

End of Table 10-41

Table 10-42 SPI Switching Characteristics (Part 1 of 2)

(See Figure 10-37 and Figure 10-38)

No.	Parameter	Min	Max	Unit
<b>Master Mode Timing Diagrams — Base Timings for 3 Pin Mode</b>				
1	tc(SPC)	Cycle time, SPICLK, all master modes		$3 * P2^{(1)}$
2	tw(SPCH)	Pulse width high, SPICLK, all master modes		$0.5 * (3 * P2) - 1$
3	tw(SPCL)	Pulse width low, SPICLK, all master modes		$0.5 * (3 * P2) - 1$
4	td(SPIDOUT-SPC)	Setup (Delay), initial data bit valid on SPIDOUT to initial edge on SPICLK. Polarity = 0, Phase = 0.		5
4	td(SPIDOUT-SPC)	Setup (Delay), initial data bit valid on SPIDOUT to initial edge on SPICLK. Polarity = 0, Phase = 1.		5
4	td(SPIDOUT-SPC)	Setup (Delay), initial data bit valid on SPIDOUT to initial edge on SPICLK. Polarity = 1, Phase = 0		5

**Table 10-42 SPI Switching Characteristics (Part 2 of 2)**  
(See [Figure 10-37](#) and [Figure 10-38](#))

No.	Parameter	Min	Max	Unit
4	td(SPIDOUT-SPC) Setup (Delay), initial data bit valid on SPIDOUT to initial edge on SPICLK Polarity = 1, Phase = 1		5	ns
5	td(SPC-SPIDOUT) Setup (Delay), subsequent data bits valid on SPIDOUT to initial edge on SPICLK. Polarity = 0 Phase = 0		2	ns
5	td(SPC-SPIDOUT) Setup (Delay), subsequent data bits valid on SPIDOUT to initial edge on SPICLK Polarity = 0 Phase = 1		2	ns
5	td(SPC-SPIDOUT) Setup (Delay), subsequent data bits valid on SPIDOUT to initial edge on SPICLK Polarity = 1 Phase = 0		2	ns
5	td(SPC-SPIDOUT) Setup (Delay), subsequent data bits valid on SPIDOUT to initial edge on SPICLK Polarity = 1 Phase = 1		2	ns
6	toh(SPC-SPIDOUT) Output hold time, SPIDOUT valid after receive edge of SPICLK except for final bit. Polarity = 0 Phase = 0	$0.5 * t_c - 2$		ns
6	toh(SPC-SPIDOUT) Output hold time, SPIDOUT valid after receive edge of SPICLK except for final bit. Polarity = 0 Phase = 1	$0.5 * t_c - 2$		ns
6	toh(SPC-SPIDOUT) Output hold time, SPIDOUT valid after receive edge of SPICLK except for final bit. Polarity = 1 Phase = 0	$0.5 * t_c - 2$		ns
6	toh(SPC-SPIDOUT) Output hold time, SPIDOUT valid after receive edge of SPICLK except for final bit. Polarity = 1 Phase = 1	$0.5 * t_c - 2$		ns
<b>Additional SPI Master Timings — 4 Pin Mode with Chip Select Option</b>				
19	td(SCS-SPC) Delay from SPISCSx\ active to first SPICLK. Polarity = 0 Phase = 0	$2 * P_2 - 5$	$2 * P_2 + 5$	ns
19	td(SCS-SPC) Delay from SPISCSx\ active to first SPICLK. Polarity = 0 Phase = 1	$0.5 * t_c + (2 * P_2) - 5$	$0.5 * t_c + (2 * P_2) + 5$	ns
19	td(SCS-SPC) Delay from SPISCSx\ active to first SPICLK. Polarity = 1 Phase = 0	$2 * P_2 - 5$	$2 * P_2 + 5$	ns
19	td(SCS-SPC) Delay from SPISCSx\ active to first SPICLK. Polarity = 1 Phase = 1	$0.5 * t_c + (2 * P_2) - 5$	$0.5 * t_c + (2 * P_2) + 5$	ns
20	td(SPC-SCS) Delay from final SPICLK edge to master deasserting SPISCSx\ Polarity = 0 Phase = 0	$1 * P_2 - 5$	$1 * P_2 + 5$	ns
20	td(SPC-SCS) Delay from final SPICLK edge to master deasserting SPISCSx\ Polarity = 0 Phase = 1	$0.5 * t_c + (1 * P_2) - 5$	$0.5 * t_c + (1 * P_2) + 5$	ns
20	td(SPC-SCS) Delay from final SPICLK edge to master deasserting SPISCSx\ Polarity = 1 Phase = 0	$1 * P_2 - 5$	$1 * P_2 + 5$	ns
20	td(SPC-SCS) Delay from final SPICLK edge to master deasserting SPISCSx\ Polarity = 1 Phase = 1	$0.5 * t_c + (1 * P_2) - 5$	$0.5 * t_c + (1 * P_2) + 5$	ns
	tw(SCSH) Minimum inactive time on SPISCSx\ pin between two transfers when SPISCSx\ is not held using the CSHOLD feature.	$2 * P_2 - 5$		ns

**End of Table 10-42**

<sup>1</sup> P2=1/(SYSCLK1/6)

Figure 10-37 SPI Master Mode Timing Diagrams — Base Timings for 3-Pin Mode





Figure 10-38 SPI Additional Timings for 4-Pin Master Mode with Chip Select Option



## 10.12 HyperLink Peripheral

The TCI6636K2H includes HyperLinks for companion device interfaces. This is a four-lane SerDes interface designed to operate at up to 10 Gbps per lane from pin-to-pin. The interface is used to connect with external accelerators that are manufactured using TI libraries. The HyperLink lines must be connected with DC coupling.

The interface includes the serial station management interfaces used to send power management and flow messages between devices. Each HyperLink interface consists of four LVCMOS inputs and four LVCMOS outputs configured as two 2-wire input buses and two 2-wire output buses. Each 2-wire bus includes a data signal and a clock signal.

**Table 10-43 HyperLink Peripheral Timing Requirements**  
 (see Figure 10-39, Figure 10-40 and Figure 10-41)

No.			Min	Max	Unit
<b>FL Interface</b>					
1	tc(HYPTXFLCLK)	Clock period - HYPTXFLCLK (C1)	5.75		ns
2	tw(HYPTXFLCLKH)	High pulse width - HYPTXFLCLK	0.4*C1	0.6*C1	ns
3	tw(HYPTXFLCLKL)	Low pulse width - HYPTXFLCLK	0.4*C1	0.6*C1	ns
6	tsu(HYPTXFLDAT-HYPTXFLCLKH)	Setup time - HYPTXFLDAT valid before HYPTXFLCLK high	1		ns
7	th(HYPTXFLCLKH-HYPTXFLDAT)	Hold time - HYPTXFLDAT valid after HYPTXFLCLK high	1		ns
6	tsu(HYPTXFLDAT-HYPTXFLCLKL)	Setup time - HYPTXFLDAT valid before HYPTXFLCLK low	1		ns
7	th(HYPTXFLCLKL-HYPTXFLDAT)	Hold time - HYPTXFLDAT valid after HYPTXFLCLK low	1		ns
<b>PM Interface</b>					
1	tc(HYPRXPMCLK)	Clock period - HYPRXPMCLK (C3)	5.75		ns
2	tw(HYPRXPMCLK)	High pulse width - HYPRXPMCLK	0.4*C3	0.6*C3	ns
3	tw(HYPRXPMCLK)	Low pulse width - HYPRXPMCLK	0.4*C3	0.6*C3	ns
6	tsu(HYPRXPMDAT-HYPRXPMCLKH)	Setup time - HYPRXPMDAT valid before HYPRXPMCLK high	1		ns
7	th(HYPRXPMCLKH-HYPRXPMDAT)	Hold time - HYPRXPMDAT valid after HYPRXPMCLK high	1		ns
6	tsu(HYPRXPMDAT-HYPRXPMCLKL)	Setup time - HYPRXPMDAT valid before HYPRXPMCLK low	1		ns
7	th(HYPRXPMCLKL-HYPRXPMDAT)	Hold time - HYPRXPMDAT valid after HYPRXPMCLK low	1		ns

End of Table 10-43

**Table 10-44 HyperLink Peripheral Switching Characteristics (Part 1 of 2)**  
 (see Figure 10-39, Figure 10-40 and Figure 10-41)


No.	Parameter		Min	Max	Unit
<b>FL Interface</b>					
1	tc(HYPRXFLCLK)	Clock period - HYPRXFLCLK (C2)	6.4		ns
2	tw(HYPRXFLCLKH)	High pulse width - HYPRXFLCLK	0.4*C2	0.6*C2	ns
3	tw(HYPRXFLCLKL)	Low pulse width - HYPRXFLCLK	0.4*C2	0.6*C2	ns
4	tosu(HYPRXFLDAT-HYPRXFLCLKH)	Setup time - HYPRXFLDAT valid before HYPRXFLCLK high	0.25*C2-0.4		ns
5	toh(HYPRXFLCLKH-HYPRXFLDAT)	Hold time - HYPRXFLDAT valid after HYPRXFLCLK high	0.25*C2-0.4		ns
4	tosu(HYPRXFLDAT-HYPRXFLCLKL)	Setup time - HYPRXFLDAT valid before HYPRXFLCLK low	0.25*C2-0.4		ns
5	toh(HYPRXFLCLKL-HYPRXFLDAT)	Hold time - HYPRXFLDAT valid after HYPRXFLCLK low	0.25*C2-0.4		ns
<b>PM Interface</b>					
1	tc(HYPTXPMCLK)	Clock period - HYPTXPMCLK (C4)	6.4		ns
2	tw(HYPTXPMCLK)	High pulse width - HYPTXPMCLK	0.4*C4	0.6*C4	ns
3	tw(HYPTXPMCLK)	Low pulse width - HYPTXPMCLK	0.4*C4	0.6*C4	ns
4	tosu(HYPTXPMDAT-HYPTXPMCLKH)	Setup time - HYPTXPMDAT valid before HYPTXPMCLK high	0.25*C2-0.4		ns

**Table 10-44 HyperLink Peripheral Switching Characteristics (Part 2 of 2)**  
(see [Figure 10-39](#), [Figure 10-40](#) and [Figure 10-41](#))


No.	Parameter	Min	Max	Unit
5	toh(HYPTXPMCLKH-HYPTXPMDAT) Hold time - HYPTXPMDAT valid after HYPTXPMCLK high	0.25*C2-0.4		ns
4	tosu(HYPTXPMDAT-HYPTXPMCLKL) Setup time - HYPTXPMDAT valid before HYPTXPMCLK low	0.25*C2-0.4		ns
5	toh(HYPTXPMCLKL-HYPTXPMDAT) Hold time - HYPTXPMDAT valid after HYPTXPMCLK low	0.25*C2-0.4		ns

**End of Table 10-44**

**Figure 10-39 HyperLink Station Management Clock Timing**




**Figure 10-40 HyperLink Station Management Transmit Timing**



<xx> represents the interface that is being used: PM or FL

**Figure 10-41 HyperLink Station Management Receive Timing**



<xx> represents the interface that is being used: PM or FL

### 10.13 UART Peripheral

The universal asynchronous receiver/transmitter (UART) module provides an interface between the device and a UART terminal interface or other UART-based peripheral. The UART is based on the industry standard TL16C550 asynchronous communications element which, in turn, is a functional upgrade of the TL16C450. Functionally similar to the TL16C450 on power up (single character or TL16C450 mode), the UART can be placed in an alternate FIFO (TL16C550) mode. This relieves the C66x of excessive software overhead by buffering received and transmitted characters. The receiver and transmitter FIFOs store up to 16 bytes including three additional bits of error status per byte for the receiver FIFO.


The UART performs serial-to-parallel conversions on data received from a peripheral device and parallel-to-serial conversion on data received from the C66x CorePac to be sent to the peripheral device. The C66x CorePac can read the UART status at any time. The UART includes control capability and a processor interrupt system that can be tailored to minimize software management of the communications link. For more information on UART, see the *Universal Asynchronous Receiver/Transmitter (UART) for KeyStone Devices User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.

**Table 10-45 UART Timing Requirements**  
 (see [Figure 10-42](#) and [Figure 10-43](#))


No.			Min	Max	Unit
<b>Receive Timing</b>					
4	tw(RXSTART)	Pulse width, receive start bit	0.96U <sup>(1)</sup>	1.05U	ns
5	tw(RXH)	Pulse width, receive data/parity bit high	0.96U	1.05U	ns
5	tw(RXL)	Pulse width, receive data/parity bit low	0.96U	1.05U	ns
6	tw(RXSTOP1)	Pulse width, receive stop bit 1	0.96U	1.05U	ns
6	tw(RXSTOP15)	Pulse width, receive stop bit 1.5	0.96U	1.05U	ns
6	tw(RXSTOP2)	Pulse width, receive stop bit 2	0.96U	1.05U	ns
<b>Autoflow Timing Requirements</b>					
8	td(CTSL-TX)	Delay time, CTS asserted to START bit transmit	P <sup>(2)</sup>	5P	ns

1 U = UART baud time = 1/programmed baud rate  
 2 P = 1/(SYSCLK1/6)

**Figure 10-42 UART Receive Timing Waveform**



**Figure 10-43 UART CTS (Clear-to-Send Input) — Autoflow Timing Waveform**



**Table 10-46 UART Switching Characteristics**  
(See [Figure 10-44](#) and [Figure 10-45](#))


No.	Parameter		Min	Max	Unit
<b>Transmit Timing</b>					
1	tw(TXSTART)	Pulse width, transmit start bit	$U^{(1)} - 2$	$U + 2$	ns
2	tw(TXH)	Pulse width, transmit data/parity bit high	$U - 2$	$U + 2$	ns
2	tw(TXL)	Pulse width, transmit data/parity bit low	$U - 2$	$U + 2$	ns
3	tw(TXSTOP1)	Pulse width, transmit stop bit 1	$U - 2$	$U + 2$	ns
3	tw(TXSTOP15)	Pulse width, transmit stop bit 1.5	$1.5 * (U - 2)$	$1.5 * (U + 2)$	ns
3	tw(TXSTOP2)	Pulse width, transmit stop bit 2	$2 * (U - 2)$	$2 * (U + 2)$	ns
<b>Autoflow Timing Requirements</b>					
7	td(RX-RTSH)	Delay time, STOP bit received to RTS deasserted	$P^{(2)}$	5P	ns

**End of Table 10-46**


1 U = UART baud time = 1/programmed baud rate

2 P = 1/(SYSCLK1/6)

**Figure 10-44 UART Transmit Timing Waveform**



**Figure 10-45 UART RTS (Request-to-Send Output) – Autoflow Timing Waveform**



## 10.14 PCIe Peripheral

The two-lane PCI express (PCIe) module on TCI6636K2H provides an interface between the device and other PCIe-compliant devices. The PCIe module provides low pin-count, high-reliability, and high-speed data transfer at rates up to **5.0 Gbps per lane on the serial links**. For more information, see the *Peripheral Component Interconnect Express (PCIe) for KeyStone Devices User Guide* in .

## 10.15 Packet Accelerator

The Packet Accelerator (PA) provides L2 to L4 classification functionalities and supports classification for Ethernet, VLAN, MPLS over Ethernet, IPv4/6, GRE over IP, and other session identification over IP such as TCP and UDP ports. It maintains 8k multiple-in, multiple-out hardware queues and also provides checksum capability as well as some QoS capabilities. The PA enables a single IP address to be used for a multicore device and can process up to 1.5 Mpps. The Packet Accelerator is coupled with the Network Coprocessor. For more information, see the *Packet Accelerator (PA) for KeyStone Devices User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.

### 10.16 Security Accelerator


The Security Accelerator (SA) provides wire-speed processing on 1 Gbps Ethernet traffic on IPSec, SRTP, and 3GPP Air interface security protocols. It functions on the packet level with the packet and the associated security context being one of the above three types. The Security Accelerator is coupled with the Network Coprocessor, and receives the packet descriptor containing the security context in the buffer descriptor and the data to be encrypted/decrypted in the linked buffer descriptor. For more information, see the Security Accelerator (SA) for *KeyStone Devices User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.

### 10.17 Network Coprocessor Gigabit Ethernet (GbE) Switch Subsystem

The gigabit Ethernet (GbE) switch subsystem provides an efficient interface between the device and the networked community. The Ethernet Media Access Controller (EMAC) supports 10Base-T (10 Mbits/second), and 100BaseTX (100 Mbps), in half- or full-duplex mode, and 1000BaseT (1000 Mbps) in full-duplex mode, with hardware flow control and quality-of-service (QOS) support. The GbE switch subsystem is coupled with the Network Coprocessor. For more information, see the *Gigabit Ethernet (GbE) Switch Subsystem for KeyStone Devices User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.

An address range is assigned to the TCI6636K2H. Each individual device has a 48-bit MAC address and consumes only one unique MAC address out of the range. There are two registers to hold these values, MACID1[31:0] (32 bits) and MACID2[15:0] (16 bits) . The bits of these registers are defined as follows:

**Figure 10-46 MACID1 Register (MMR Address 0x02620110)**




Legend: R = Read only; -x, value is indeterminate

**Table 10-47 MACID1 Register Field Descriptions**

Bit	Field	Description
31-0	MAC ID	MAC ID. Lower 32 bits.

**Figure 10-47 MACID2 Register (MMR Address 0x02620114)**



Legend: R = Read only; -x, value is indeterminate

**Table 10-48 MACID2 Register Field Descriptions (Part 1 of 2)**

Bit	Field	Description
31-24	Reserved	Variable
23-18	Reserved	000000
17	FLOW	MAC Flow Control 0 = Off 1 = On



**Table 10-48 MACID2 Register Field Descriptions (Part 2 of 2)**

Bit	Field	Description
16	BCAST	Default m/b-cast reception 0 = Broadcast 1 = Disabled
15-0	MAC ID	MAC ID. Upper 16 bits.
<b>End of Table 10-48</b>		

There is a central processor time synchronization (CPTS) submodule in the Ethernet switch module that can be used for time synchronization. Programming this register selects the clock source for the CPTS\_RCLK. See the *Gigabit Ethernet (GbE) Switch Subsystem for KeyStone Devices User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19 for the register address and other details about the time synchronization submodule. The register CPTS\_RFTCLK\_SEL for reference clock selection of the time synchronization submodule is shown in [Figure 10-48](#).

**Figure 10-48 RFTCLK Select Register (CPTS\_RFTCLK\_SEL)**

31	4	3	0
Reserved		CPTS_RFTCLK_SEL	
R - 0		RW - 0	

Legend: R = Read only; -x, value is indeterminate

**Table 10-49 RFTCLK Select Register Field Descriptions**

Bit	Field	Description
31-4	Reserved	Reserved. Read as 0.
3-0	CPTS_RFTCLK_SEL	Reference clock select. This signal is used to control an external multiplexer that selects one of 8 clocks for time sync reference (RFTCLK). This CPTS_RFTCLK_SEL value can be written only when the CPTS_EN bit is cleared to 0 in the TS_CTL register. 0000 = SYSCLK2 0001 = SYSCLK3 0010 = TIMI0 0011 = TIMI1 1000 = <b>TSREFCLK</b> Others = Reserved
<b>End of Table 10-49</b>		

## 10.18 SGMII Management Data Input/Output (MDIO)


The management data input/output (MDIO) module implements the 802.3 serial management interface to interrogate and control up to 32 Ethernet PHY(s) connected to the device, using a shared two-wire bus. Application software uses the MDIO module to configure the auto-negotiation parameters of each PHY attached to the EMAC, retrieve the negotiation results, and configure required parameters in the gigabit Ethernet (GbE) switch subsystem for correct operation. The module allows almost transparent operation of the MDIO interface, with very little attention from the C66x CorePac. For more information, see the *Gigabit Ethernet (GbE) Switch Subsystem for KeyStone Devices User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.

**Table 10-50 MDIO Timing Requirements**  
(see [Figure 10-49](#))

No.			Min	Max	Unit
1	tc(MDCLK)	Cycle time, MDCLK	400		ns
2	tw(MDCLKH)	Pulse duration, MDCLK high	180		ns
3	tw(MDCLKL)	Pulse duration, MDCLK low	180		ns
4	tsu(MDIO-MDCLKH)	Setup time, MDIO data input valid before MDCLK high	100		ns
5	th(MDCLKH-MDIO)	Hold time, MDIO data input valid after MDCLK high	0		ns
	tt(MDCLK)	Transition time, MDCLK		5	ns

End of Table 10-50

**Figure 10-49 MDIO Input Timing**




**Table 10-51 MDIO Switching Characteristics**  
(see [Figure 10-50](#))

No.	Parameter	Min	Max	Unit
6	td(MDCLKH-MDIO)	10	300	ns
7	th(MDCLKH-MDIO)	10		ns
8	td(MDCLKH-MDIO)	10	300	ns

End of Table 10-51

**Figure 10-50 MDIO Output Timing**



## 10.19 Timers

The timers can be used to time events, count events, generate pulses, interrupt the CorePacs, and send synchronization events to the EDMA3 channel controller.

### 10.19.1 Timers Device-Specific Information

The TCI6636K2H device has up to twenty 64-bit timers in total, of which Timer0 through Timer7 are dedicated to each of the up to eight C66x CorePacs as watchdog timers and can also be used as general-purpose timers. Timer16 through Timer19 are dedicated to each of the Cortex-A15 processor cores as a watchdog timer and can also be used as general-purpose timers. The remaining timers can be configured as general-purpose timers only, with each timer programmed as a 64-bit timer or as two separate 32-bit timers.

When operating in 64-bit mode, the timer counts either module clock cycles or input (TINPLx) pulses (rising edge) and generates an output pulse/waveform (TOUPLx) plus an internal event (TINTLx) on a software-programmable period. When operating in 32-bit mode, the timer is split into two independent 32-bit timers. Each timer is made up of two 32-bit counters: a high counter and a low counter. The timer pins, TINPLx and TOUPLx are connected to the low counter. The timer pins, TINPHx and TOUTHx are connected to the high counter.

When operating in watchdog mode, the timer counts down to 0 and generates an event. It is a requirement that software writes to the timer before the count expires, after which the count begins again. If the count ever reaches 0, the timer event output is asserted. Reset initiated by a watchdog timer can be set by programming “Reset Type Status Register (RSTYPE)” on page 300 and the type of reset initiated can set by programming “Reset Configuration Register (RSTCFG)” on page 302. For more information, see the *64-bit Timer (Timer 64) for KeyStone Devices User Guide* in 2.4 “Related Documentation from Texas Instruments” on page 19.

### 10.19.2 Timers Electrical Timing

The tables and figures below describe the timing requirements and switching characteristics of the timers.

**Table 10-52 Timer Input Timing Requirements** <sup>(1)</sup>  
(see Figure 10-51)

No.		Min	Max	Unit
1	$t_{w(TINPH)}$ Pulse duration, high	12C		ns
2	$t_{w(TINPL)}$ Pulse duration, low	12C		ns
<b>End of Table 10-52</b>				


<sup>1</sup> C = 1/SYSCLK clock frequency in ns

**Table 10-53 Timer Output Switching Characteristics** <sup>(1)</sup>  
(see Figure 10-51)

No.	Parameter	Min	Max	Unit
3	$t_{w(TOUTH)}$ Pulse duration, high	12C - 3		ns
4	$t_{w(TOURL)}$ Pulse duration, low	12C - 3		ns
<b>End of Table 10-53</b>				

<sup>1</sup> C = 1/SYSCLK1 clock frequency in ns.

**Figure 10-51 Timer Timing**



## 10.20 Rake Search Accelerator (RSA)

There are sixteen Rake Search Accelerators (RSAs) on the device. Each C66x CorePac has one set of directly-connected RSA pairs. The RSA is an extension of the C66x CorePac. The C66x CorePac performs send/receive to the RSAs via the .L and .S functional units.

## 10.21 Enhanced Viterbi-Decoder Coprocessor (VCP2)

The device has four high-performance embedded Viterbi Decoder Coprocessors (VCP2) that improve channel-decoding operations on-chip. Operating at SYSCLK1 clock divided by 3, each VCP2 can decode more than 762 12.2-Kbps 3G adaptive multi-rate (AMR) [ $K = 9$ ,  $R = 1/3$ ] voice channels when running at 333 MHz. The VCP2 supports constraint lengths  $K = 5, 6, 7, 8$ , and  $9$ , rates  $R = 3/4, 1/2, 1/3, 1/4$ , and  $1/5$ , and flexible polynomials, while generating hard decisions or soft decisions. Communications between the VCP2 and the C66x CorePac are carried out through the EDMA3 controller. The VCP2 supports:

- Unlimited frame sizes
- Code rates  $3/4, 1/2, 1/3, 1/4$ , and  $1/5$
- Constraint lengths  $5, 6, 7, 8$ , and  $9$
- Programmable encoder polynomials
- Programmable reliability and convergence lengths
- Hard and soft decoded decisions
- Tail and convergent modes
- Yamamoto logic
- Tail biting logic
- Various input and output FIFO lengths

For more information, see the *Viterbi Coprocessor (VCP2) for KeyStone Devices User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.

## 10.22 Turbo Decoder Coprocessor (TCP3d)

The TCI6636K2H has two high-performance embedded Turbo-Decoder Coprocessors (TCP3d) that speed up channel-decoding operations on-chip for WCDMA, HSPA, HSPA+, TD-SCDMA, LTE, and WiMAX. Operating at SYSCLK1 divided by 2 or 3, the TCP3d processes data channels at a throughput of  $> 100$  Mbps. For more information, see the *Turbo Decoder Coprocessor 3 (TCP3d) for KeyStone Devices User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.

## 10.23 Turbo Encoder Coprocessor (TCP3e)

The TCI6636K2H has a high-performance Turbo-Encoder Coprocessor (TCP3e) (embedded in the BCP) that speeds up channel-encoding operations on-chip for WCDMA, HSPA, HSPA+, TD-SCDMA, LTE, and WiMAX. Operating at SYSCLK1 divided by 3, the TCP3e is capable of processing data channels at a throughput of  $> 200$  Mbps. For more information, see the *Turbo Encoder Coprocessor 3 (TCP3e) for KeyStone Devices User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.

## 10.24 Bit Rate Coprocessor (BCP)

The BCP is a hardware accelerator for wireless infrastructure and performs most of the uplink and downlink layer 1 bit processing for 3G and 4G wireless standards. BCP supports LTE, LTE-A, FDD WCDMA, TD-SCDMA, and WiMAX 802.16-2009 standards. It supports various downlink processing blocks like CRC attachment, turbo encoding, rate matching, code block concatenation, scrambling, and modulation. BCP supports various uplink processing blocks like soft slicer, de-scrambler, de-concatenation, rate de-matching, and LLR combining. For more information, see the *Bit Coprocessor (BCP) for KeyStone Devices User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.

## 10.25 Serial RapidIO (SRIO) Port

The SRIO port on the device is a high-performance, low pin-count SerDes interconnect. SRIO interconnects in a baseband board design provide connectivity and control among the components. The device supports four 1× Serial RapidIO links or one 4× Serial RapidIO link. The SRIO interface is designed to operate at a data rate of up to 5 Gbps per differential pair. This equals 20 raw GBaud/s for the 4× SRIO port, or approximately 15 Gbps data throughput rate.

The PHY part of the SRIO consists of the physical layer and includes the input and output buffers (each serial link consists of a differential pair), the 8-bit/10-bit encoder/decoder, the PLL clock recovery, and the parallel-to-serial/serial-to-parallel converters.

For more information, see the *Serial RapidIO (SRIO) for KeyStone Devices User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.

### 10.25.1 Serial RapidIO Device-Specific Information

The approach to specifying interface timing for the SRIO Port is different from other interfaces. For these other interfaces, the device timing was specified in terms of data manual specifications and I/O buffer information specification (IBIS) models.

The Serial RapidIO peripheral is a master peripheral in the device. It conforms to the *RapidIO™ Interconnect Specification, Part VI: Physical Layer 1×/4× LP-Serial Specification*, Revision 1.3.

For the SRIO port, Texas Instruments provides a PCB solution showing two TI SRIO-enabled DSPs connected together via a 4× SRIO link. TI has performed the simulation and system characterization to ensure all SRIO interface timings in this solution are met.



**Note**—TI supports *only* designs that follow the board design guidelines outlined in the application report.

## 10.26 General-Purpose Input/Output (GPIO)

### 10.26.1 GPIO Device-Specific Information

The GPIO peripheral pins are used for general purpose input/output for the device. These pins are also used to configure the device at boot time.

For more detailed information on device/peripheral configuration and the TCI6636K2H device pin muxing, see “[Device Configuration](#)” on page 233.

These GPIO pins can also be used to generate individual core interrupts (no support of bank interrupt) and EDMA events.

### 10.26.2 GPIO Peripheral Register Description

**Table 10-54 GPIO Registers**

Hex Address Offsets	Acronym	Register Name
0x0008	BINTEN	GPIO interrupt per bank enable register
0x000C	-	Reserved
0x0010	DIR	GPIO Direction Register
0x0014	OUT_DATA	GPIO Output Data Register
0x0018	SET_DATA	GPIO Set Data Register
0x001C	CLR_DATA	GPIO Clear Data Register
0x0020	IN_DATA	GPIO Input Data Register
0x0024	SET_RIS_TRIG	GPIO Set Rising Edge Interrupt Register
0x0028	CLR_RIS_TRIG	GPIO Clear Rising Edge Interrupt Register
0x002C	SET_FAL_TRIG	GPIO Set Falling Edge Interrupt Register
0x0030	CLR_FAL_TRIG	GPIO Clear Falling Edge Interrupt Register
0x008C	-	Reserved
0x0090 - 0x03FF	-	Reserved
<b>End of Table 10-54</b>		

### 10.26.3 GPIO Electrical Data/Timing

**Table 10-55 GPIO Input Timing Requirements <sup>(1)</sup>**  
 (see [Figure 10-52](#))

No.	Parameter	Min	Max	Unit
1	$t_{w(GPOH)}$ Pulse duration, GPOx high	12C		ns
2	$t_{w(GPOL)}$ Pulse duration, GPOx low	12C		ns
<b>End of Table 10-55</b>				


<sup>1</sup> C = 1/SYSCLK1 clock frequency in ns

**Table 10-56 GPIO Output Switching Characteristics <sup>(1)</sup>**  
 (see [Figure 10-52](#))

No.	Parameter	Min	Max	Unit
3	$t_{w(GPOH)}$ Pulse duration, GPOx high	36C - 8		ns
4	$t_{w(GPOL)}$ Pulse duration, GPOx low	36C - 8		ns
<b>End of Table 10-56</b>				

<sup>1</sup> C = 1/SYSCLK1 clock frequency in ns

**Figure 10-52 GPIO Timing**



## 10.27 Semaphore2

The device contains an enhanced Semaphore module for the management of shared resources of the C66x CorePacs. The Semaphore enforces atomic accesses to shared chip-level resources so that the read-modify-write sequence is not broken. The Semaphore module has unique interrupts to each of the C66x CorePacs to identify when that CorePac has acquired the resource.

Semaphore resources within the module are not tied to specific hardware resources. It is a software requirement to allocate semaphore resources to the hardware resource(s) to be arbitrated.

The Semaphore module supports three masters and contains 32 semaphores that can be shared within the system.

There are two methods of accessing a semaphore resource:

- **Direct Access:** A C66x CorePac directly accesses a semaphore resource. If free, the semaphore is granted. If not free, the semaphore is not granted.
- **Indirect Access:** A C66x CorePac indirectly accesses a semaphore resource by writing to it. Once the resource is free, an interrupt notifies the C66x CorePac that the resource is available.

## 10.28 Antenna Interface Subsystem 2 (AIF2)

The AIF2 transfers data between the external RF units and the C66x CorePacs, RAC, TAC, and the FFTC modules via the TeraNet. The external AIF2 interface connects the AIF2 with either RF units and/or other baseband OBSAI/CPRI devices. The AIF2 has 24 timer synchronization events from the AIF2 Timer (AT) module:

- Timer synchronization events 0-3 are routed as primary events to the EDMA3CC1 and also as secondary events to the C66x CorePacs via CIC2.
- Timer synchronization events 3-7 are routed as primary events to the EDMA3CC2.
- Timer synchronization events 8, 9, 10, 11 and 12 are hard-wired to TAC, RAC\_0, RAC\_1 respectively.

**Table 10-57 AIF2 Timer Module Timing Requirements (Part 1 of 2)**

See [Figure 10-51](#), [Figure 10-54](#), [Figure 10-55](#), and [Figure 10-56](#)

No.			Min	Max	Unit
<b>RP1 Clock and Frameburst</b>					
1	tc(RP1CLKN)	Cycle time, RP1CLK(N)	32.55	32.55	ns
1	tc(RP1CLKP)	Cycle time, RP1CLK(P)	32.55	32.55	ns
2	tw(RP1CLKNL)	Pulse duration, RP1CLK(N) low	$0.4 * C1^{(1)}$	$0.6 * C1$	ns
3	tw(RP1CLKNH)	Pulse duration, RP1CLK(N) high	$0.4 * C1$	$0.6 * C1$	ns
3	tw(RP1CLKPL)	Pulse duration, RP1CLK(P) low	$0.4 * C1$	$0.6 * C1$	ns
2	tw(RP1CLKPH)	Pulse duration, RP1CLK(P) high	$0.4 * C1$	$0.6 * C1$	ns
4	tr(RP1CLKN)	Rise time - RP1CLKN 10% to 90%		350.00	ps
4	tf(RP1CLKN)	Fall time - RP1CLKN 90% to 10%		350.00	ps
4	tr(RP1CLKP)	Rise time - RP1CLKP 10% to 90%		350.00	ps
4	tf(RP1CLKP)	Fall time - RP1CLKP 90% to 10%		350.00	ps
5	tj(RP1CLKN)	Period jitter (peak-to-peak), RP1CLK(N)		600	ps
5	tj(RP1CLKP)	Period jitter (peak-to-peak), RP1CLK(P)		600	ps
6	tw(RP1FBN)	Bit period, RP1FB(N)	$8 * C1$	$8 * C1$	ns
6	tw(RP1FBP)	Bit period, RP1FB(P)	$8 * C1$	$8 * C1$	ns
7	tr(RP1CLKN)	Rise time - RP1FBN 10% to 90%		350.00	ps
7	tf(RP1CLKN)	Fall time - RP1FBN 90% to 10%		350.00	ps
7	tr(RP1CLKP)	Rise time - RP1FBP 10% to 90%		350.00	ps
7	tf(RP1CLKP)	Fall time - RP1FBP 90% to 10%		350.00	ps


**Table 10-57 AIF2 Timer Module Timing Requirements (Part 2 of 2)**

See [Figure 10-51](#), [Figure 10-54](#), [Figure 10-55](#), and [Figure 10-56](#)


No.			Min	Max	Unit
8	tsu(RP1FBN-RP1CLKP)	Setup time - RP1FBN valid before RP1CLKP high	2		ns
8	tsu(RP1FBN-RP1CLKN)	Setup time - RP1FBN valid before RP1CLKN low	2		ns
8	tsu(RP1FBN-RP1CLKP)	Setup time - RP1FBP valid before RP1CLKP high	2		ns
8	tsu(RP1FBN-RP1CLKN)	Setup time - RP1FBP valid before RP1CLKN low	2		ns
9	th(RP1FBN-RP1CLKP)	Hold time - RP1FBN valid after RP1CLKP high	2		ns
9	th(RP1FBN-RP1CLKN)	Hold time - RP1FBN valid after RP1CLKN low	2		ns
9	th(RP1FBN-RP1CLKP)	Hold time - RP1FBP valid after RP1CLKP high	2		ns
9	th(RP1FBN-RP1CLKN)	Hold time - RP1FBP valid after RP1CLKN low	2		ns
<b>PHY Sync and Radio Sync Pulses</b>					
10	tw(PHYSYNCH)	Pulse duration, PHYSYNCH high	6.50		ns
11	tc(PHYSYNCH)	Cycle time, PHYSYNCH pulse to PHYSYNCH pulse	10.00		ms
12	tw(RADSYNCH)	Pulse duration, RADSYNCH high	6.50		ns
13	tc(RADSYNCH)	Cycle time, RADSYNCH pulse to RADSYNCH pulse	1.00		ms
<b>End of Table 10-57</b>					

1 C1 = tc(RP1CLKN/P)


**Figure 10-53 AIF2 RP1 Frame Synchronization Clock Timing**




**Figure 10-54 AIF2 RP1 Frame Synchronization Burst Timing**



**Figure 10-55 AIF2 Physical Layer Synchronization Pulse Timing**



**Figure 10-56 AIF2 Radio Synchronization Pulse Timing**






**Table 10-58 AIF2 Timer Module Switching Characteristics**  
(see Figure 10-57)

No.	Parameter		Min	Max	Unit
<b>External Frame Event</b>					
14	tw(EXTFRAMEEVENTH)	Pulse width, EXTFRAMEEVENT output high	4 * C1 <sup>(1)</sup>		ns
15	tw(EXTFRAMEEVENTL)	Pulse width, EXTFRAMEEVENT output low	4 * C1		ns
<b>End of Table 10-58</b>					

<sup>1</sup> C1 = tc(RP1CLKN/P)

**Figure 10-57 AIF2 Timer External Frame Event Timing**



## 10.29 Receive Accelerator Coprocessor (RAC)

The TCI6636K2H has two Receive Accelerator Coprocessor (RAC) subsystems. Each RAC subsystem is a receive chip-rate accelerator based on a generic correlator coprocessor (GCCP). It supports Universal Mobile Telecommunications System (UMTS) operations and assists in transferring data received from the antenna to the receive core and performs receive functions that target the WCDMA macro bits.

The RAC subsystem consists of several components:

- Two GCCP accelerators for finger despread (FD), path monitor (PM), preamble detection (PD), and stream power estimator (SPE)
- Back-end interface (BEI) for management of the RAC configuration and the data output.
- Front-end interface (FEI) for reception of the antenna data for processing and access to all MMRs (memory-mapped registers) and memories in the RAC components

The RAC has a total of three ports connected to the switch fabric:

- BEI includes two master connections to the switch fabric for output data to device memory. One is 128-bit and the other is 64-bit. Both are clocked at a SYSCLK1 divided by 3 or 4 rate.
- The FEI has a 64-bit slave connection to the switch fabric for input data as well as direct memory access (to facilitate debug)

## 10.30 Transmit Accelerator Coprocessor (TAC)

The Transmit Accelerator Coprocessor (TAC) subsystem is a transmit chip-rate accelerator for support of UMTS (Universal Mobile Telecommunications System) applications.

## 10.31 Fast Fourier Transform Coprocessor (FFTC)

There are four Fast Fourier Transform Coprocessors (FFTC) used to accelerate FFT, IFFT, DFT, and IDFT operations. For more information, see the *Fast Fourier Transform Coprocessor (FFTC) for KeyStone Devices User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.

### 10.32 Universal Serial Bus 3.0 (USB 3.0)

The device includes a USB 3.0 controller providing the following capabilities:

- Support of USB 3.0 peripheral (or device) mode at the following speeds:
  - Super Speed (SS) (5 Gbps)
  - High Speed (HS) (480 Mbps)
  - Full Speed (FS) (12 Mbps)
- Support of USB 3.0 host mode at the following speeds:
  - Super Speed (SS) (5 Gbps)
  - High Speed (HS) (480 Mbps)
  - Full Speed (FS) (12 Mbps)
  - Low Speed (LS) (1.5 Mbps)
- Integrated DMA controller with extensible Host Controller Interface (xHCI) support
- Support for 14 transmit and 14 receive endpoints plus control EP0

For more information, see the *Universal Serial Bus (USB) for KeyStone Devices User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.

### 10.33 Universal Subscriber Identity Module (USIM)

The TCI6636K2H is equipped with a Universal Subscriber Identity Module (USIM) for user authentication. The USIM is compatible with ISO, ETSI/GSM, and 3GPP standards.

The USIM is implemented for support of secure devices only. Contact your local technical sales representative for further details.

### 10.34 EMIF16 Peripheral

The EMIF16 module provides an interface between the device and external memories such as NAND and NOR flash. For more information, see the *External Memory Interface (EMIF16) for KeyStone Devices User Guide* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.

#### 10.34.1 EMIF16 Electrical Data/Timing

**Table 10-59 EMIF16 Asynchronous Memory Timing Requirements <sup>(1)</sup> (Part 1 of 2)**  
 (see [Figure 10-58](#) through [Figure 10-61](#))


No.		Min	Max	Unit
<b>General Timing</b>				
2	$t_w(\text{WAIT})$ Pulse duration, WAIT assertion and deassertion minimum time		2E	ns
28	$t_d(\text{WAIT-WEH})$ Setup time, WAIT asserted before WE high		4E + 3	ns
14	$t_d(\text{WAIT-OEH})$ Setup time, WAIT asserted before OE high		4E + 3	ns

**Table 10-59 EMIF16 Asynchronous Memory Timing Requirements<sup>(1)</sup> (Part 2 of 2)**  
 (see Figure 10-58 through Figure 10-61)

No.			Min	Max	Unit
<b>Read Timing</b>					
3	$t_c(\text{CEL})$	EMIF read cycle time when ew = 0, meaning not in extended wait mode	(RS+RST+RH+3) *E-3	(RS+RST+RH+3) *E+3	ns
3	$t_c(\text{CEL})$	EMIF read cycle time when ew = 1, meaning extended wait mode enabled	(RS+RST+RH+3) *E-3	(RS+RST+RH+3) *E+3	ns
4	$t_{osu}(\text{CEL-OEL})$	Output setup time from CE low to OE low. SS = 0, not in select strobe mode	(RS+1) * E - 3	(RS+1) * E + 3	ns
5	$t_{oh}(\text{OEH-CEH})$	Output hold time from OE high to CE high. SS = 0, not in select strobe mode	(RH+1) * E - 3	(RH+1) * E + 3	ns
4	$t_{osu}(\text{CEL-OEL})$	Output setup time from CE low to OE low in select strobe mode, SS = 1	(RS+1) * E - 3	(RS+1) * E + 3	ns
5	$t_{oh}(\text{OEH-CEH})$	Output hold time from OE high to CE high in select strobe mode, SS = 1	(RH+1) * E - 3	(RH+1) * E + 3	ns
6	$t_{osu}(\text{BAV-OEL})$	Output setup time from BA valid to OE low	(RS+1) * E - 3	(RS+1) * E + 3	ns
7	$t_{oh}(\text{OEH-BAIV})$	Output hold time from OE high to BA invalid	(RH+1) * E - 3	(RH+1) * E + 3	ns
8	$t_{osu}(\text{AV-OEL})$	Output setup time from A valid to OE low	(RS+1) * E - 3	(RS+1) * E + 3	ns
9	$t_{oh}(\text{OEH-AIV})$	Output hold time from OE high to A invalid	(RH+1) * E - 3	(RH+1) * E + 3	ns
10	$t_w(\text{OEL})$	OE active time low, when ew = 0. Extended wait mode is disabled.	(RST+1) * E - 3	(RST+1) * E + 3	ns
10	$t_w(\text{OEL})$	OE active time low, when ew = 1. Extended wait mode is enabled.	(RST+1) * E - 3	(RST+1) * E + 3	ns
11	$t_d(\text{WAITH-OEH})$	Delay time from WAIT deasserted to OE# high		4E + 3	ns
12	$t_{su}(\text{D-OEH})$	Input setup time from D valid to OE high	3		ns
13	$t_h(\text{OEH-D})$	Input hold time from OE high to D invalid	0.5		ns
<b>Write Timing</b>					
15	$t_c(\text{CEL})$	EMIF write cycle time when ew = 0, meaning not in extended wait mode	(WS+WST+WH+ TA+4)*E-3	(WS+WST+WH+ TA+4)*E+3	ns
15	$t_c(\text{CEL})$	EMIF write cycle time when ew = 1., meaning extended wait mode is enabled	(WS+WST+WH+ TA+4)*E-3	(WS+WST+WH+ TA+4)*E+3	ns
16	$t_{osu}(\text{CEL-WEL})$	Output setup time from CE low to WE low. SS = 0, not in select strobe mode	(WS+1) * E - 3		ns
17	$t_{oh}(\text{WEH-CEH})$	Output hold time from WE high to CE high. SS = 0, not in select strobe mode	(WH+1) * E - 3		ns
16	$t_{osu}(\text{CEL-WEL})$	Output setup time from CE low to WE low in select strobe mode, SS = 1	(WS+1) * E - 3		ns
17	$t_{oh}(\text{WEH-CEH})$	Output hold time from WE high to CE high in select strobe mode, SS = 1	(WH+1) * E - 3		ns
18	$t_{osu}(\text{RNW-WEL})$	Output setup time from RNW valid to WE low	(WS+1) * E - 3		ns
19	$t_{oh}(\text{WEH-RNW})$	Output hold time from WE high to RNW invalid	(WH+1) * E - 3		ns
20	$t_{osu}(\text{BAV-WEL})$	Output setup time from BA valid to WE low	(WS+1) * E - 3		ns
21	$t_{oh}(\text{WEH-BAIV})$	Output hold time from WE high to BA invalid	(WH+1) * E - 3		ns
22	$t_{osu}(\text{AV-WEL})$	Output setup time from A valid to WE low	(WS+1) * E - 3		ns
23	$t_{oh}(\text{WEH-AIV})$	Output hold time from WE high to A invalid	(WH+1) * E - 3		ns
24	$t_w(\text{WEL})$	WE active time low, when ew = 0. Extended wait mode is disabled.	(WST+1) * E - 3		ns
24	$t_w(\text{WEL})$	WE active time low, when ew = 1. Extended wait mode is enabled.	(WST+1) * E - 3		ns
26	$t_{osu}(\text{DV-WEL})$	Output setup time from D valid to WE low	(WS+1) * E - 3		ns
27	$t_{oh}(\text{WEH-DIV})$	Output hold time from WE high to D invalid	(WH+1) * E - 3		ns
25	$t_d(\text{WAITH-WEH})$	Delay time from WAIT deasserted to WE# high		4E + 3	ns

**End of Table 10-59**
<sup>1</sup> E = 1/(SYSCLK1/6)

**Figure 10-58 EMIF16 Asynchronous Memory Read Timing Diagram**



**Figure 10-59 EMIF16 Asynchronous Memory Write Timing Diagram**




Figure 10-60 EMIF16 EM\_WAIT Read Timing Diagram





Figure 10-61 EMIF16 EM\_WAIT Write Timing Diagram



### **10.35 Emulation Features and Capability**

The debug capabilities of KeyStoneII devices include the Debug subsystem module (DEBUGSS). The DEBUGSS module contains the ICEPick module which handles the external JTAG Test Access Port (TAP) and multiple secondary TAPs for the various processing cores of the device. It also provides Debug Access Port (DAP) for system wide memory access from debugger, Cross triggering, System trace, Peripheral suspend generation, Debug port (EMUx) pin management etc. The DEBUGSS module works in conjunction with the debug capability integrated in the processing cores (ARM and DSP subsystems) to provide a comprehensive hardware platform for a rich debug and development experience.

### 10.35.1 Chip Level Features

- Support for 1149.1(JTAG and Boundary scan) and 1149.6 (Boundary scan extensions).
- Trace sources to DEBUG SubSystem System Trace Module (DEBUGSS STM)
  - › Provides a way for hardware instrumentation and software messaging to supplement the processor core trace mechanisms.
  - › Hardware instrumentation support of CPTracers to support logging of bus transactions for critical endpoints
  - › Software messaging/instrumentation support for DSP and QMSS PDSP cores through DEBUGSS STM.
- Trace Sinks
  - › Support for trace export (from all processor cores and DEBUGSS STM) through emulation pins. Concurrent trace of DSP and STM traces or ARM and STM traces via EMU pins is possible. Concurrent trace export of DSP and ARM is not possible via EMU pins.
- Support for 32KB DEBUGSS TBR (Trace Buffer and Router) to hold system trace. The data can be drained using EDMA to on-chip or DDR memory buffers. These intermediate buffers can subsequently be drained through the device high speed interfaces. The DEBUGSS TBR is dedicated to the DEBUGSS STM module. The trace draining interface used in KeyStone II for DEBUGSS and ARMSS are based on the new CT-TBR. Cross triggering: Provides a way to propagate debug (trigger) events from one processor/subsystem/module to another
  - › Cross triggering between multiple devices via EMU0/EMU1 pins
  - › Cross triggering between multiple processing cores within the device like ARM/DSP Cores and non-processor entities like ARM STM (input only), CPTracers, CT-TBRs and DEBUGSS STM (input only)
- Synchronized starting and stopping of processing cores
  - › Global start of all ARM cores
  - › Global start of all DSP cores
  - › Global stopping of all ARM and DSP cores
- Emulation mode aware peripherals (suspend features and debug access features)
- Support system memory access via the DAP port (natively support 32-bit address, and it can support 36-bit address through configuration of MPAX inside MSMC). Debug access to any invalid memory location (reserved/clock-gated/power-down) shall not cause system hang.
- Scan access to secondary TAPs of DEBUGSS shall be disabled in Secure devices by default. Security override sequence shall be supported (requires software override sequence) to enable debug in secure devices. In addition, Debug features of the ARM cores are blockable through the ARM debug authentication interface in secure devices.
- Support WIR (wait-in-reset) debug boot mode for Non-secure devices.
- Debug functionality shall survive all pin resets except power-on resets ( $\overline{\text{POR}}/\overline{\text{RESETFULL}}$ ) and test reset ( $\overline{\text{TRST}}$ ).
- PDSP Debug features like access/control through DAP, Halt mode debug and software instrumentation.

### 10.35.1.1 ARM Subsystem Features

- Support for invasive debug like halt mode debugging (breakpoint, watchpoints) and monitor mode debugging
- Support for non-invasive debugging (program trace, performance monitoring)
- Support for A15 Performance Monitoring Unit (cycle counters)
- Support for per core CoreSight™ Program Trace Module (CS-PTM) with timing
- Support for an integrated CoreSight System Trace Module (CS-STM) for hardware event and software instrumentation
- A shared timestamp counter for all ARM cores and STM is integrated in ARMSS for trace data correlation
- Support for a 16KB Trace Buffer and Router (TBR) to hold PTM/STM trace. The trace data is copied by EDMA to external memory for draining by device high speed serial interfaces.
- Support for simultaneous draining of trace stream through EMUn pins and TBR (to achieve higher aggregate trace throughput)
- Support for debug authentication interface to disable debug accesses in secure devices
- Support for cross triggering between MPU cores, CS-STM and CT-TBR
- Support for debug through warm reset

### 10.35.1.2 DSP Features

- Support for Halt-mode debug
- Support for Real-time debug
- Support for Monitor mode debug
- Advanced Event Triggering (AET) for data/PC watch-points, event monitoring and visibility into external events
- Support for PC/Timing/Data/Event trace.
- TETB (TI Embedded Trace Buffer) of 4KB to store PC/Timing/Data/Event trace. The trace data is copied by EDMA to external memory for draining by device high speed serial interfaces or it can be drained through EMUx pins
- Support for Cross triggering source/sink to other C66x CorePacs and device subsystems.
- Using Advanced Event Triggering to Find and Fix Intermittent Real-Time Bugs application report
- Using Advanced Event Triggering to Debug Real-Time Problems in High Speed Embedded Microprocessor Systems application report

For more information on the AET, see the following documents in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19:

### 10.35.2 ICEPick Module

The debugger is connected to the device through its external JTAG interface. The first level of debug interface seen by the debugger is connected to the ICEPick module embedded in the DEBUGSS. ICEPick is the chip-level TAP, responsible for providing access to the IEEE 1149.1 and IEEE1149.6 boundary scan capabilities of the device.

The device has multiple processors, some with secondary JTAG TAPs (C66x CorePacs) and others with an APB memory mapped interface (ARM CorePac and Coresight components). ICEPick manages the TAPs as well as the power/reset/clock controls for the logic associated with the TAPs as well as the logic associated with the APB ports.

ICEPick provides the following debug capabilities:

- Debug connect logic for enabling or disabling most ICEPick instructions



- Dynamic TAP insertion
  - Serially linking up to 32 TAP controllers
  - Individually selecting one or more of the TAPS for scan without disrupting the instruction register (IR) state of other TAPs
- Power, reset and clock management
  - Provides the power and clock status of the domain to the debugger
  - Provides debugger control of the power domain of a processor.
    - › Force the domain power and clocks on
    - › Prohibit the domain from being clock-gated or powered down
  - Applies system reset
  - Provides wait-in-reset (WIR) boot mode
  - Provides global and local WIR release
  - Provides global and local reset block

The ICEPick module implements a connect register, which must be configured with a predefined key to enable the full set of JTAG instructions. Once the debug connect key has been properly programmed, ICEPick signals and subsystems emulation logic should be turned on.

### 10.35.2.1 ICEPick Dynamic Tap Insertion

To include more or fewer secondary TAPS in the scan chain, the debugger must use the ICEPick TAP router to program the TAPS. At its root, ICEPick is a scan-path linker that lets the debugger selectively choose which subsystem TAPS are accessible through the device-level debug interface. Each secondary TAP can be dynamically included in or excluded from the scan path. From external JTAG interface point of view, secondary TAPS that are not selected appear not to exist.

There are two types of components connected through ICEPick to external debug interface:

- Legacy JTAG Components — C66x implements a JTAG-compatible port and are directly interfaced with ICEPick and individually attached to an ICEPick secondary TAP.
- CoreSight Components — The CoreSight components are interfaced with ICEPick through the CS\_DAP module. The CS\_DAP is attached to the ICEPick secondary TAP and translates JTAG transactions into APBv3 transactions.

[Table 10-60](#) shows the ICEPick secondary taps in the system. For more details on the test related P1500 TAPs, please refer to the DFTSS specification.

**Table 10-60 ICEPick Debug Secondary TAPs (Part 1 of 2)**

Tap #	Type	Name	IR Scan Length	Access in Secure Device	Description
0	n/a	n/a	n/a	No	RESERVED (This is an internal TAP and not exposed at the DEBUGSS boundary)
1	JTAG	C66x CorePac0	38	No	C66x CorePac0
2	JTAG	C66x CorePac1	38	No	C66x CorePac1
3	JTAG	C66x CorePac2	38	No	C66x CorePac2
4	JTAG	C66x CorePac3	38	No	C66x CorePac3
5	JTAG	C66x CorePac4	38	No	C66x CorePac4
6	JTAG	C66x CorePac5	38	No	C66x CorePac5
7	JTAG	C66x CorePac6	38	No	C66x CorePac6
8	JTAG	C66x CorePac7	38	No	C66x CorePac7
9..13	JTAG	Reserved	NA	No	Spare ports for future expansion

**Table 10-60 ICEPick Debug Secondary TAPs (Part 2 of 2)**

Tap #	Type	Name	IR Scan Length	Access in Secure Device	Description
14	CS	CS_DAP (APB-AP)	4	No	ARM A15 Cores (This is an internal TAP and not exposed at the DEBUGSS boundary)
		CS_DAP (AHB-AP)			PDSP Cores (This is an internal TAP and not exposed at the DEBUGSS boundary)
<b>End of Table 10-60</b>					

For more information on ICEPick, see the *Debug and Trace for KeyStoneII Devices* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.

### 10.36 Debug Port (EMUx)

The device also supports 34 emulation pins— EMU[33:0], which includes 19 dedicated EMU pins and 15 pins multiplexed with GPIO. These pins are shared by A15/DSP/STM trace, cross triggering, and debug bootmodes as shown in [Table 10-64](#). The 34-pin dedicated emulation interface is also defined in the following table.



**Note**—Note that if EMU[1:0] signals are shared for cross-triggering purposes in the board level, they SHOULD NOT be used for trace purposes.

**Table 10-61 Emulation Interface with Different Debug Port Configurations (Part 1 of 2)**

EMU Pins	Cross Triggering	ARM Trace		DSP Trace		STM	Debug Boot Mode
EMU33		TRCDTa[29]	TRCDTb[31]			TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU32		TRCDTa[28]	TRCDTb[30]			TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU31		TRCDTa[27]	TRCDTb[29]			TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU30		TRCDTa[26]	TRCDTb[28]			TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU29		TRCDTa[25]	TRCDTb[27]			TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU28		TRCDTa[24]	TRCDTb[26]			TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU27		TRCDTa[23]	TRCDTb[25]			TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU26		TRCDTa[22]	TRCDTb[24]			TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU25		TRCDTa[21]	TRCDTb[23]			TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU24		TRCDTa[20]	TRCDTb[22]			TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU23		TRCDTa[19]	TRCDTb[21]	TRCDTa[19]		TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU22		TRCDTa[18]	TRCDTb[20]	TRCDTa[18]		TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU21		TRCDTa[17]	TRCDTb[19]	TRCDTa[17]	TRCDTb[19]	TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU20		TRCDTa[16]	TRCDTb[18]	TRCDTa[16]	TRCDTb[18]	TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU19		TRCDTa[15]	TRCDTb[17]	TRCDTa[15]	TRCDTb[17]	TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	

**Table 10-61 Emulation Interface with Different Debug Port Configurations (Part 2 of 2)**

EMU Pins	Cross Triggering	ARM Trace		DSP Trace		STM	Debug Boot Mode
EMU18		TRCDTa[14]	TRCDTb[16]	TRCDTa[14]	TRCDTb[16]	TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU17		TRCDTa[13]	TRCDTb[15]	TRCDTa[13]	TRCDTb[15]	TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU16		TRCDTa[12]	TRCDTb[14]	TRCDTa[12]	TRCDTb[14]	TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU15		TRCDTa[11]	TRCDTb[13]	TRCDTa[11]	TRCDTb[13]	TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU14		TRCDTa[10]	TRCDTb[12]	TRCDTa[10]	TRCDTb[12]	TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU13		TRCDTa[9]	TRCDTb[11]	TRCDTa[9]	TRCDTb[11]	TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU12		TRCDTa[8]	TRCDTb[10]	TRCDTa[8]	TRCDTb[10]	TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU11		TRCDTa[7]	TRCDTb[9]	TRCDTa[7]	TRCDTb[9]	TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU10		TRCDTa[6]	TRCDTb[8]	TRCDTa[6]	TRCDTb[8]	TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU9		TRCDTa[5]	TRCDTb[7]	TRCDTa[5]	TRCDTb[7]	TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU8		TRCDTa[4]	TRCDTb[6]	TRCDTa[4]	TRCDTb[6]	TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU7		TRCDTa[3]	TRCDTb[5]	TRCDTa[3]	TRCDTb[5]	TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU6		TRCDTa[2]	TRCDTb[4]	TRCDTa[2]	TRCDTb[4]	TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU5		TRCDTa[1]	TRCDTb[3]	TRCDTa[1]	TRCDTb[3]	TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU4		TRCDTa[0]	TRCDTb[2]	TRCDTa[0]	TRCDTb[2]	TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU3		TRCCTRL	TRCCTRL	TRCCLKB	TRCCLKB	TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU2		TRCCLK	TRCCLK	TRCCLKA	TRCCLKA	TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	
EMU1	Trigger1		TRCDTb[1]		TRCDTb[1]	TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	dbgbootmode[1]
EMU0	Trigger0		TRCDTb[0]		TRCDTb[0]	TRCDT3, or TRCDT2, or TRCDT1, or TRCDT0, or TRCCLK, or Tri-state	dbgbootmode[0]
<b>End of Table 10-61</b>							

### 10.36.1 Concurrent Use of Debug Port

Following combinations are possible concurrently:

- Trigger 0/1
- Trigger 0/1 and STM Trace (upto 4 datapins)
- Trigger 0/1 and STM Trace (upto 4 datapins) and C66x Trace (upto 20 datapins)
- Trigger 0/1 and STM Trace (1-4 datapins) and ARM Trace (27-24 datapins)
- STM Trace (1-4 datapins) and ARM Trace (29-26 data pins)
- Trigger 0/1 and ARM Trace (upto 29 data pins)
- ARM Trace (upto 32 datapins)

ARM and DSP simultaneous trace is not supported.

### 10.36.2 Master ID for HW and SW Messages

Table 10-62 describes the master ID for the various hardware and software masters of the STM.

**Table 10-62 MSTID mapping for Hardware Instrumentation (CPTRACERS)**

CPTTracer Name	MSTID [7:0]	Clock domain	SID[4:0]	Description
CPT_MSMCx_MST, where x = 0..3	0x94-0x97	SYSCLK1/1	0x0..3	MSMC SRAM Bank 0 to MSMC SRAM Bank 3 monitors
CPT_MSMC4_MST	0xB1	SYSCLK1/1	0x4	MSMC SRAM Bank 4
CPT_MSMCx_MST, where x = 5..7	0xAE - 0xB0	SYSCLK1/1	0x5..7	MSMC SRAM Bank 5to MSMC SRAM Bank 7 monitors
CPT_DDR3A_MST	0x98	SYSCLK1/1	0x8	MSMC DDR3A port monitor
CPT_L2_x_MST, where x = 0..7	0x8C - 0x93	SYSCLK1/3	0x9..0x10	DSP 0 to 7 SDMA port monitors
CPT_TPCC0_4_MST	0xA4	SYSCLK1/3	0x11	EDMA 0 and EDMA 4 CFG port monitor
CPT_TPCC1_2_3_MST	0xA5	SYSCLK1/3	0x12	EDMA 1, EDMA2 and EDMA3 CFG port monitor
CPT_INTC_MST	0xA6	SYSCLK1/3	0x13	INTC port monitor (for INTC 0/1/2 and GIC400)
CPT_SM_MST	0x99	SYSCLK1/3	0x14	Semaphore CFG port monitors
CPT_QM_CFG1_MST	0x9A	SYSCLK1/3	0x15	QMSS CFG1 port monitor
CPT_QM_CFG2_MST	0xA0	SYSCLK1/3	0x16	QMSS CFG2 port monitor
CPT_QM_M_MST	0x9B	SYSCLK1/3	0x17	QM_M CFG/DMA port monitor
CPT_SPI_ROM_EMIF16_MST	0xA7	SYSCLK1/3	0x18	SPI ROM EMIF16 CFG port monitor
CPT_CFG_MST	0x9C	SYSCLK1/3	0x19	SCR_3P_B and SCR_6P_B CFG peripheral port monitors
Reserved			0x1E	Reserved
CPT_RAC_FEI_MST	0x9D	SYSCLK1/3	0x1A	RAC_FE port monitor
CPT_RAC_CFG1_MST	0x9E	SYSCLK1/3	0x1B	RAC 0/1 CFG port monitor
CPT_TAC_BE_MST	0x9F	SYSCLK1/3	0x1C	TAC_BE port monitor
CPT_BCR_CFG_MST	0xA3	SYSCLK1/3	0x1D	BCR (RAC Broadcaster) CFG port monitor
CPT_DDR3B_MST	0xA1	SYSCLK1/3	0x1F	DDR 3B port monitor (on SCR 3C)
<b>End of Table 10-62</b>				

**Table 10-63 MSTID Mapping for Software Messages (Part 1 of 2)**

Core Name	MSTID [7:0]	Description
C66x CorePac0	0x0	C66x CorePac MDMA Master ID
C66x CorePac1	0x1	C66x CorePac MDMA Master ID
C66x CorePac2	0x2	C66x CorePac MDMA Master ID
C66x CorePac3	0x3	C66x CorePac MDMA Master ID
C66x CorePac4	0x4	C66x CorePac MDMA Master ID
C66x CorePac5	0x5	C66x CorePac MDMA Master ID
C66x CorePac6	0x6	C66x CorePac MDMA Master ID
C66x CorePac7	0x7	C66x CorePac MDMA Master ID
A15 Core0	0x8	ARM Master IDs
A15 Core1	0x9	ARM Master ID
A15 Core2	0xA	ARM Master ID

**Table 10-63 MSTID Mapping for Software Messages (Part 2 of 2)**

Core Name	MSTID [7:0]	Description
A15 Core3	0xB	ARM Master ID
QMSS PDSPs	0x46	All QMSS PDSPs share the same master ID. Differentiating between the 8 PDSPs is done through the channel number used
<b>End of Table 10-63</b>		

### 10.36.3 SoC Cross-Triggering Connection

The cross-trigger lines are shared by all the subsystems implementing cross-triggering. An MPU subsystem trigger event can therefore be propagated to any application subsystem or system trace component. The remote subsystem or system trace component can be programmed to be sensitive to the global SOC trigger lines to either:

- Generate a processor debug request
- Generate an interrupt request
- Start/Stop processor trace
- Start/Stop CBA transaction tracing through CPTracers
- Start external logic analyzer trace
- Stop external logic analyzer trace

**Table 10-64 Cross-Triggering Connection**

Name	Source Triggers	Sink Triggers	Comments
<b>Inside DEBUGSS</b>			
Device-to-device trigger via EMU0/1 pins	YES	YES	This is fixed (not affected by configuration)
MIPI-STM	NO	YES	Trigger input only for MIPI-STM in DebugSS
CT-TBR	YES	YES	DEBUGSS CT-TBR
CS-TPIU	NO	YES	DEBUGSS CS-TPIU
<b>Outside DEBUGSS</b>			
DSPSS	YES	YES	
CP_Tracers	YES	YES	
ARM	YES	YES	ARM Cores, ARM CS-STM and ARM CT-TBR
<b>End of Table 10-64</b>			

The following table describes the crosstrigger connection between various cross trigger sources and TI XTRIG module.

**Table 10-65 TI XTRIG Assignment**

Name	Assigned XTRIG Channel Number
C66x CorePac0-7	XTRIG 0-7
CPTracer 0..31 (The CPTracer number refers to the SID[4:0] as shown in <a href="#">Table 10-62</a> )	XTRIG 8 .. 39

### 10.36.4 Peripherals-Related Debug Requirement

[Table 10-66](#) lists all the peripherals on this device, and the status of whether or not it supports emulation suspend or emulation request events.

The DEBUGSS supports upto 32 debug suspend sources (processor cores) and 64 debug suspend sinks (peripherals). The assignment of processor cores is shown in and the assignment of peripherals is shown in [Table 10-66](#). By default the logical AND of all the processor cores is routed to the peripherals. It is possible to select an individual core to be routed to the peripheral (For example: used in tightly coupled peripherals like timers), a logical AND of all cores (Global peripherals) or a logical OR of all cores by programming the DEBUGSS.DRM module.

The SOFT bit should be programmed based on whether or not an immediate pause of the peripheral function is required or if the peripheral suspend should occur only after a particular completion point is reached in the normal peripheral operation. The FREE bit should be programmed to enable or disable the emulation suspend functionality.

**Table 10-66 Peripherals Emulation Support (Part 1 of 2)**

Peripheral	Emulation Suspend Support				Emulation Request Support (cemudbg/emudbg)	Debug Peripheral Assignment
	Stop-Mode	Real-Time Mode	FREE Bit	STOP Bit		
Infrastructure Peripherals						
EDMA_x, where X=0/1/2/3/4	N	N	N	N	Y	NA
QM_SS	Y (CPDMA only)	Y (CPDMA only)	Y (CPDMA only)	Y (CPDMA only)	Y	20
CP_Tracers_X, where X = 0..32	N	N	N	N	N	NA
MPU_X, where X = 0..11	N	N	N	N	Y	NA
CP_INTC	N	N	N	N	Y	NA
BOOT_CFG	N	N	N	N	Y	NA
SEC_MGR	N	N	N	N	Y	NA
PSC	N	N	N	N	N	NA
PLL	N	N	N	N	N	NA
TIMERx, x=0, 1..7, 8..19	Y	N	Y	Y	N	0, 1..7, 8..19
Semaphore	N	N	N	N	Y	NA
GPIO	N	N	N	N	N	NA
Memory Controller Peripherals						
DDR3A/B	N	N	N	N	Y	NA
MSMC	N	N	N	N	Y	NA
EMIF16	N	N	N	N	Y	NA
Serial Interfaces						
I <sup>2</sup> C_X, where X = 0/1/2	Y	N	Y	Y	Y	21/22/23
SPI_X, where X = 0/1/2	N	N	N	N	Y	NA
UART_X, where X = 0/1	Y	N	Y	Y	Y	24/25
USIM	Y	N	Y	N	N	28
High Speed Serial Interfaces						
Hyperlink_0/1	N	N	N	N	Y	
PCleSS 0	N	N	N	N	N	
SRIO / NetCP_1	Y	Y	Y	Y (Soft Only)	Y	26
NetCP (ethernet switch)	Y	Y	Y	Y	N	27
USBSS	N	N	N	N	N	NA
Accelerators						
RAC_0	Y	N	N	N	Y	30
RAC_1	Y	N	N	N	Y	31

**Table 10-66 Peripherals Emulation Support (Part 2 of 2)**

Peripheral	Emulation Suspend Support				Emulation Request Support (cemudbg/emudbg)	Debug Peripheral Assignment
	Stop-Mode	Real-Time Mode	FREE Bit	STOP Bit		
TAC_2	N	N	N	N	N	NA
VCP_0/1/2/3	Y	N	Y	N	N	34/35/36/37
TCP3d_0/1	Y	Y	Y	Y	N	42/43
BCP	Y	Y	N	N	N	46
FFTC_0/1/2/3	Y	Y	Y	Y	N	47/48/49/50
AIF	Y	Y	Y	N	N	53
<b>End of Table 10-66</b>						

Based on the above table the number of suspend interfaces in Keystone II devices is listed below.

**Table 10-67 EMUSUSP Peripheral Summary (for EMUSUSP handshake from DEBUGSS)**

Interfaces	NUM_SUSPEND_PERIPHERALS
EMUSUSP Interfaces	54
EMUSUSP Realtime Interfaces	15

**Table 10-68** summarizes the DEBUG core assignment. Emulation suspend output of all the cores are synchronized to SYSCLK1/6 which is frequency of the slowest peripheral that uses these signals.

**Table 10-68 EMUSUSP Core Summary (for EMUSUSP handshake to DEBUGSS)**

Core #	Assignment
0..7	C66x CorePac0..7
8..11	ARM CorePac 8..11
12..29	Reserved
30	Logical OR of Core# 0..11
31	Logical AND of Core #0..11
<b>End of Table 10-68</b>	

### 10.36.5 Advance Event Triggering (AET)

The device supports advanced event triggering (AET). This capability can be used to debug complex problems as well as understand performance characteristics of user applications. AET provides the following capabilities:

- **Hardware program breakpoints:** specify addresses or address ranges that can generate events such as halting the processor or triggering the trace capture.
- **Data watchpoints:** specify data variable addresses, address ranges, or data values that can generate events such as halting the processor or triggering the trace capture.
- **Counters:** count the occurrence of an event or cycles for performance monitoring.
- **State sequencing:** allows combinations of hardware program breakpoints and data watchpoints to precisely generate events for complex sequences.

For more information on the AET, see the following documents in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.

- Using Advanced Event Triggering to Find and Fix Intermittent Real-Time Bugs application report
- Using Advanced Event Triggering to Debug Real-Time Problems in High Speed Embedded Microprocessor Systems application report

### 10.36.6 Trace

The device supports trace. Trace is a debug technology that provides a detailed, historical account of application code execution, timing, and data accesses. Trace collects, compresses, and exports debug information for analysis. Trace works in real-time and does not impact the execution of the system.

For more information on board design guidelines for trace advanced emulation, see the *Emulation and Trace Headers Technical Reference* in 2.4 “[Related Documentation from Texas Instruments](#)” on page 19.


#### 10.36.6.1 Trace Electrical Data/Timing

**Table 10-69 Trace Switching Characteristics**  
 (see [Figure 10-62](#))

No.	Parameter	Min	Max	Unit
1	$t_w(\text{DPnH})$ Pulse duration, DPn/EMUn high	2.4		ns
1	$t_w(\text{DPnH})90\%$ Pulse duration, DPn/EMUn high detected at 90% Voh	1.5		ns
2	$t_w(\text{DPnL})$ Pulse duration, DPn/EMUn low	2.4		ns
2	$t_w(\text{DPnL})10\%$ Pulse duration, DPn/EMUn low detected at 10% Voh	1.5		ns
3	$t_{sko}(\text{DPn})$ Output skew time, time delay difference between DPn/EMUn pins configured as trace	-1	1	ns
	$t_{skp}(\text{DPn})$ Pulse skew, magnitude of difference between high-to-low (tphl) and low-to-high (tphl) propagation delays.		600	ps
	$t_{sldp\_o}(\text{DPn})$ Output slew rate DPn/EMUn	3.3		V/ns

**End of Table 10-69**

**Figure 10-62 Trace Timing**



### 10.36.7 IEEE 1149.1 JTAG

The Joint Test Action Group (JTAG) interface is used to support boundary scan and emulation of the device. The boundary scan supported allows for an asynchronous test reset ( $\overline{\text{TRST}}$ ) and only the five baseline JTAG signals (e.g., no EMU[1:0]) required for boundary scan. Most interfaces on the device follow the Boundary Scan Test Specification (IEEE1149.1), while all of the SerDes (SRIO and SGMII) support the AC-coupled net test defined in AC-Coupled Net Test Specification (IEEE1149.6).

It is expected that all compliant devices are connected through the same JTAG interface, in daisy-chain fashion, in accordance with the specification. The JTAG interface uses 1.8-V LVCMOS buffers, compliant with the *Power Supply Voltage and Interface Standard for Nonterminated Digital Integrated Circuit Specification* (EAI/JESD8-5).



### 10.36.7.1 IEEE 1149.1 JTAG Compatibility Statement

For maximum reliability, the TCI6636K2H device includes an internal pulldown (IPD) on the  $\overline{\text{TRST}}$  pin to ensure that  $\overline{\text{TRST}}$  will always be asserted upon power up and the device's internal emulation logic will always be properly initialized when this pin is not routed out. JTAG controllers from Texas Instruments actively drive  $\overline{\text{TRST}}$  high. However, some third-party JTAG controllers may not drive  $\overline{\text{TRST}}$  high, but expect the use of an external pullup resistor on  $\overline{\text{TRST}}$ . When using this type of JTAG controller, assert  $\overline{\text{TRST}}$  to initialize the device after powerup and externally drive  $\overline{\text{TRST}}$  high before attempting any emulation or boundary scan operations.

### 10.36.7.2 JTAG Electrical Data/Timing

**Table 10-70 JTAG Test Port Timing Requirements**  
(see Figure 10-63)

No.		Min	Max	Unit
1	$t_{c(\text{TCK})}$ Cycle time, TCK	23		ns
1a	$t_{w(\text{TCKH})}$ Pulse duration, TCK high (40% of $t_c$ )	9.2		ns
1b	$t_{w(\text{TCKL})}$ Pulse duration, TCK low(40% of $t_c$ )	9.2		ns
3	$t_{su(\text{TDI-TCK})}$ Input setup time, TDI valid to TCK high	2		ns
3	$t_{su(\text{TMS-TCK})}$ Input setup time, TMS valid to TCK high	2		ns
4	$t_{h(\text{TCK-TDI})}$ Input hold time, TDI valid from TCK high	10		ns
4	$t_{h(\text{TCK-TMS})}$ Input hold time, TMS valid from TCK high	10		ns


End of Table 10-70

**Table 10-71 JTAG Test Port Switching Characteristics**  
(see Figure 10-63)

No.	Parameter	Min	Max	Unit
2	$t_{d(\text{TCKL-TDOV})}$ Delay time, TCK low to TDO valid		8.24	ns

End of Table 10-71

**Figure 10-63 JTAG Test-Port Timing**



## 11 Revision History

### Revision F

Updated the performance data (Page 1)  
Document reorganization resulted in Device Characteristics moved to new dedicated chapter. (Page 17)  
Updated pin maps. (Page 36)  
Changed RSV074 through RSV081 to "Reserved - leave unconnected" (Page 56)  
In the Device Memory Map Summary table, updated the Tracer entries to be more descriptive. (Page 81)  
Corrected Master ID 52, 83, 174-177 (Page 94)  
Corrected EDMA3CC3 DBS from 128 bytes to 64 bytes (Page 177)  
Clarified that the Packet DMA secondary port priority is set by the QM\_PRIORITY bit field in the CHIP\_MISC\_CTL0 register. (Page 207)  
Added the USB PHY registers (Page 259)  
Updated values in the Absolute Maximum Ratings table (Page 266)  
Updated the footnote on SRVnom and its value (Page 267)  
Clocking data in the Main PLL Controller/ARM/SRIO/HyperLink/PCIe/USB Clock Input Timing Requirements table updated (Page 305)  
Changed the PLL Control Register BYPASS bit reset value to 1 (Page 309)  
Corrected the I<sup>2</sup>C Switching Characteristics units. (Page 319)  
Corrected formula for P in the UART Timing Requirements (Page 325)  
Corrected formula for C in the Timers Electrical Timing section (Page 330)  
Corrected formula for C in the GPIO Electrical Data/Timing section (Page 333)  
Changed the Tc to 23ns (Page 353)  
Changed CVDDT pin designations to CVDD, as the two have been tied together internally from PG1.1.  
Document reorganization.  
First Production Data release.

### Revision E

Unreleased

### Revision D

Added SRIOSGMIICLK clocking info to the table. (Page 305)  
Corrected USBVBUS terminal designation. It is not reserved. (Page 58)  
Added the bridge numbers to the Interconnect tables in the System Interconnect chapter (Page 194)  
Added the TeraNet drawings to the System Interconnect chapter (Page 190)  
Updated the Power-Up Sequence information in the Peripheral Information and Electrical Specifications chapter (Page 271)  
Corrected Event (48-80) Names (Page 116)  
Changed SerDes field to Reserved as it is not implemented (Page 224)  
Corrected Buffer Type (Page 268)  
Added DEVSPPEED address (Page 241)  
Removed PLLLOCK LOCK, STAT and EVAL registers (Page 241)  
Removed PLLLOCK STAT and EVAL registers (Page 241)  
Changed the power up order of power rails (Page 271)  
Changed CPTS\_RFTCLK\_SEL from three bits to four bits (Page 326)  
Updated L3 memory data (Page 28)  
Updated L2 memory (Page 27)  
Updated memory data for L2 and MSM (Page 25)  
Updated MSM SRAM data (Page 28)  
Updated the C66x CorePac Block Diagram (Page 24)

### Revision C

Added a footnote to the System Event Mapping table (Page 113)

Added CHIP\_MISC\_CTL1 register (Page 231)  
Added Initial Voltage for SR core supply (Page 258)  
Added the Boot Parameter Table section (Page 217)  
Updated the PWRSTATECTL register (Page 239)  
Updated the register bit fields (Page 239)  
Updated the L1 and L2 specs. Changed 4-way to 2-way, and changed 8-way to 16-way. (Page 32)  
Added ARM PLL Configuration info for 1400 MHz device (Page 226)  
Added bit 13 as PAPLL in the PASSPLLCTL1 register (Page 301)  
Added Note "Each supply must ramp monotonically and must reach a stable valid level in 20ms or less" (Page 267)  
Added Note "Each supply must ramp monotonically and must reach a stable valid level in 20ms or less" (Page 265)  
Changed PLLD at 156.25 from 24 to 2 for 1200 MHz device (Page 225)  
Updated PLLD at 156.25 from 0 to 3 for 800 MHz devices (Page 225)  
Updated the CVDD and its associated peripheral (Page 259)  
Added tying CVDD and CVDDT together (Page 60)  
Updated with CVDDS (Page 267)  
Updated with CVDDS (Page 265)  
Corrected rise and fall time of all differential clock pairs (Page 296)  
Corrected rise and fall time of differential clock pairs (Page 297)  
Added additional information to Emulation Features and Capability section (Page 329)  
Changed 5000 to 6000 (Page 88)  
Corrected the ARM\_LENDIAN configuration pin description (Page 227)  
Added ARMCLK specification (Page 296)  
Added ARMCLK specification (Page 296)  
Changed EMIF16 CS(x) to EMIF16 CE(x-2) (Page 84)  
Changed 1200.80 to 1228.80 (Page 225)  
Updated with miscellaneous information (Page 272)  
Updated with miscellaneous information (Page 271)  
Updated the ALNCTL Register in the Peripheral Information and Electrical Specifications chapter. (Page 289)  
Updated the DCHANGE Register in the Peripheral Information and Electrical Specifications chapter. (Page 289)  
Changed to not support external charge pump for 5V (Page 325)  
Changed 'bit' to 'pin' (Page 227)  
Updated BOOTMODE pins and MIN information (Page 202)  
Updated the Clocking info. (Page 35)

**Revision B**

Added Terminal functions and pin list tables. (Page 42)  
Reorganized memory content. (Page 85)  
Added device pin map. (Page 37)

**Revision A**

Added Device Boot and Configuration chapter. (Page 195)  
Added Device Operating Conditions chapter. (Page 239)  
Added Peripheral Information and Electrical Specifications chapter. (Page 243)  
Added System Interconnect chapter. (Page 182)  
In the SPI Switching Characteristics table: Changed the incorrect SPIx\_Clk signal name to SPICLK. (Page 288)  
In the SPI Switching Characteristics table: Changed the incorrect SPIx\_SCS signal name to SPISCSx. (Page 289)  
In the SPI Switching Characteristics table: Corrected signal name from SPIx\_SIMO to SPIDOUT. (Page 288)  
In the SPI Timing Requirements table: Changed the incorrect SPIx\_Clk signal name to SPICLK. (Page 288)  
In the SPI Timing Requirements table: Corrected signal name SPIx\_SOMI to SPIDIN. (Page 288)  
Added Security section (Page 208)

**TCI6636K2H**  
**Multicore DSP+ARM KeyStone II System-on-Chip (SoC)**

*SPRS835F—October 2013*

---



[Added thermal values into the Thermal Resistance Characteristics table. \(Page 312\)](#)

## 12 Mechanical Data

### 12.1 Thermal Data

Table 12-1 shows the thermal resistance characteristics for the PBGA - AAW mechanical package.

**Table 12-1 Thermal Resistance Characteristics (PBGA Package) AAW**


No.		°C/W
1	R $\theta_{JC}$ Junction-to-case	0.11
2	R $\theta_{JB}$ Junction-to-board	1.65
<b>End of Table 12-1</b>		

### 12.2 Packaging Information

The following packaging information reflects the most current released data available for the designated device(s). This data is subject to change without notice and without revision of this document.


AAW (S-PBGA-N1517)

PLASTIC BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Flip chip application only.
  - D. Pb-free die bump and solder ball.


# AAW1517B



# PACKAGE OUTLINE

## FCBGA - 3.62 mm max height

PLASTIC BALL GRID ARRAY



4222495/A 01/2016

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


AAW1517B

FCBGA - 3.62 mm max height

PLASTIC BALL GRID ARRAY



LAND PATTERN EXAMPLE  
SCALE:3X



SOLDER MASK DETAILS  
NOT TO SCALE

4222495/A 01/2016

NOTES: (continued)

- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRU811 ([www.ti.com/lit/spru811](http://www.ti.com/lit/spru811)).




# EXAMPLE STENCIL DESIGN

## AAW1517B

## FCBGA - 3.62 mm max height

PLASTIC BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.15 mm THICK STENCIL  
SCALE:3X

4222495/A 01/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)