


Rev	1	1
Doc	Docu	Docu
Doc	Docu	Docu
Doc	Docu	Docu

To ADC (ADC08D1020)

FPGA BLOCK DIAGRAM

To DSP





File	c:\fpga	
File	Document Number	Rev
Customer-Doc#		00000000
Date	Tuesday, January 07, 2009	Sheet 1 of 1


B part

ATX POWER IN


HOLDS




$$V_{out} = 0.6 \left(1 + \frac{R1}{R2} \right) = 0.6 * \left(1 + \frac{673K}{150K} \right) = 3.3V$$




$$V_{out} = 0.6 \left(1 + \frac{R1}{R2} \right) = 0.6 * \left(1 + \frac{100K}{150K} \right) = 1.0V$$




$$V_{out} = 0.6 \left(1 + \frac{R1}{R2} \right) = 0.6 * \left(1 + \frac{240K}{120K} \right) = 1.8V$$



$$V_{out} = 0.6 \left(1 + \frac{R1}{R2} \right) = 0.6 * \left(1 + \frac{158K}{49.9K} \right) = 2.5V$$




$$V_{out} = 0.6 \left(1 + \frac{R1}{R2} \right) = 0.6 * \left(1 + \frac{120K}{120K} \right) = 1.2V$$





$$V_{out} = 0.6 \left(1 + \frac{R1}{R2} \right) = 0.6 * \left(1 + \frac{180K}{120K} \right) = 1.5V$$

File	<File>
Size	Document Number
Customer	Docu
Date	Monday, February 10, 2009 Sheet 1 of 1




ATX POWER IN


$$V_{out} = 0.6 (1 + R1/R2) = 0.6 * (1 + 100/150) = 1.0V$$



$$V_{out} = 0.6 (1 + R1/R2) = 0.6 * (1 + 240/120) = 1.8V$$




$$V_{out} = 0.6 (1 + R1/R2) = 0.6 * (1 + 100/150) = 1.0V$$





$$V_{out} = 0.6 (1 + R1/R2) = 0.6 * (1 + 180/120) = 1.5V$$

DDR Power Gen




File	<File>
Size	Document Number
Customer	Docu
Date	Tuesday, January 07, 2008
Sheet	1 of 1




$$V_{out} = 1.25 \left(1 + \frac{R2}{R1} \right) = 1.25 * \left(1 + \frac{110}{210} \right) = 1.9V$$

File		<Title>
Size	Document Number	Rev
Custom	<Doc>	
Date:	Wednesday, April 22, 2020	Sheet 1 of 1


OSC Clock to clock gen




DSP clock




Clock Gen



Clock Gen Power




Clock Gen Configuration




SET Bit	Value (250MHz)	Description
PR 1:0	11	Prescaler Divider:4 Feedback Divider:20
OD 2:0	001	Output Divider:2
OS 1:0	01	LVDS OSC_OUT Off

I2C, TIMER[1:0], SPI


GPIO18 19 24 25 控制 switch
GPIO16 17 控制 NDC/NDDO slave




GPIO









32Mb SPI NOR Flash



1Mb I2C EEPROM




UART to RS232



Reserved



BOOT STRAP CONFIGURATION



Boot Configuration

DSP Switch	DSP	BM_GPIOD	Primary Function
BM_GPIOD0	GPIO0	GPIO[0:15]	1 - Big endian, 0 - Little endian
BM_GPIOD4[1]	GPIO[4:1]	BOOTMODE[1:0]	Boot Device
BM_GPIOD[0:1]	GPIO[0:1]	BOOTMODE[1:4]	Boot Device Config
BM_GPIOD[11:1]	GPIO[11:1]	BOOTMODE[11:10]	PCIE Mode/Status
BM_GPIOD[13:14]	GPIO[13:14]	PCIESSMODE[1:0]	Enable/Disable PCIE

Boot Device

BM_GPIOD [4:1]	Boot Device	BM_GPIOD [1:1]	Boot Device
0 0 0 0	Sleep/DPDTIS	0 1 0 1	I2C Slave
0 0 0 1	SRDQ	0 1 0 1	I2C Slave
0 0 1 0	SRDQ	0 1 1 0	SRDQ
0 0 1 1	SRDQ	0 1 1 1	Hyperlink
0 1 0 0	SRDQ	1 0 0 0	SRDQ

Boot PLL Settings

BM_GPIOD [13:11]	Input Clock (in MHz)	BM_GPIOD [12:11]	Input Clock (in MHz)
0 0 0	50.00	1 0 0	150.00
0 0 1	50.00	1 0 1	200.00
0 1 0	80.00	1 1 0	100.00
0 1 1	100.00	1 1 1	120.00

PCIE Mode Selection PCIESSMODE[1:0]

PCIE Mode	
0 0	End-point mode
0 1	Legacy End-point mode (support for legacy VSTC)
1 0	Root complex mode
1 1	Reserved



PCIESSEN

BM_GPIOD[14]	PCIE Status
0	PCIE module disabled
1	PCIE module enabled




CAUTION!
Signals have low impedance loading with 50 ohm differential impedance differential pair(C12)



DDR3 INTERFACE





Place these resistors at the end of the trace.



DDR3 Slew-Rate Setting (DDRSRLATE[1:0]):
 00 Fastest
 01 Fast
 10 Slow
 11 Slowest


DDR3 MEMORY INTERFACE



Supported Memories (96 FBGA) :

Mfrgr	512MB (256MB x 2)	1024MB (512MB x 2)
Micron	MT41J128M16HA-125	MT41J256M16RE-125


DDR3 ECC INTERFACE




- Data bits can be swapped within the byte lane to ease routing.
 - Address/Command/Control/Clock routing must be Fly-By in byte order ECC, 0, 1, 2, 3.

Supported ECC Chip (96 FBGA) :


Mfrgr	256MB	512MB
Micron	MT41J128M16HA-125	MT41J256M16RE-125




DSP_JTAG Voltage Converter



DSP_TI Rev B JTAG




DEBUG HEADER




C6657 - JTAG & EMU



TI-60 Header




SRIO




Place ALL SERDES DC-blocking caps on top layer adjacent to the DSP's RX pins so that there are no additional vias


SGMII




VOLTAGE LEVEL TRANSLATOR




PCIE



McBSP




HYPERLINK




The HyperLink routes must have a max of 2 vias and no via stubs (Outer layer routing recommended)

File	<Title>
Doc C	Document Number <Doc>
Date	Issued January 07, 2008 Sheet 1 of 1





1.0V




1.0V & 1.5V for SERDES




GROUND




File	<File>
Size	Document Number
C	<Doc>
Date	Issued January 07, 2008
Sheet	1 of 1



ADC CONFIGURATION PART




Front end







ADC Clock gen

Rev	1.0
Date	2014.11.11
Drawn	Wang
Checked	Wang
Approved	Wang




THLT=0.25ns
TLHT=0.25ns


Title		<Title>
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Tuesday, January 07, 2020	Sheet 1 of 1



Rev	1
Date	
Author	
Checked	
Approved	



ADC control



ADC LVDS

