


SYSTEM BLOCK DIAGRAM

TABLE OF CONTENTS	
PAGE	DESCRIPTION
1	TITLE PAGE
2	BASEBOARD CONNECTORS
3	OMAP MEMORY IF
4	DDR
5	OMAP PERIPHERAL IF
6	ETHERNET PHY
7	PMIC
8	OMAP POWER
9	CHANGE LOG



IMPORTANT NOTES ABOUT THIS SCHEMATIC

DESIGN NOTE: Example text for the design note to show the note inside the colored box.
 1) DESIGN NOTES in grey are information notes.

DESIGN NOTE: Example text for the design note to show the note inside the colored box.
 2) DESIGN NOTES in yellow are notes of caution.

DESIGN NOTE: Example text for the design note to show the note inside the colored box.
 3) DESIGN NOTES in red are critical, and must be understood and followed.

I2C ADDRESSING


FUNCTION	DEVICE	ADDRESS	I2C BUS
PMIC	TPS65070	100 1000	PROC I2C0
5V IN	INA219	100 0000	PMDC I2C
PMIC 3.3V SW	INA219	100 0001	PMDC I2C
PMIC 1.8V/3.3V SW	INA219	100 0010	PMDC I2C
PMIC 1.2V SW	INA219	100 0011	PMDC I2C
PMIC 1.2V LDO	INA219	100 0100	PMDC I2C
PMIC 1.8V LDO	INA219	100 0101	PMDC I2C
RTC 1.2V LDO	INA219	100 0110	PMDC I2C

IMPORTANT NOTICE:

- IMPORTANT NOTICE:
1. THIS DOCUMENT MAY NOT REFLECT THE MOST RECENT CHANGES IN BOARD DEVELOPMENT AND DEBUG. ANY DEVELOPER INTENDING TO USE THIS SCHEMATIC AS A REFERENCE SHOULD VISIT THE LOGIC WEBSITE (WWW.LOGICPD.COM) OR CONTACT THEIR REGIONAL SALES OFFICE, OR PROGRAM MANAGER FOR SCHEMATIC UPDATES, DESIGN RECOMMENDATIONS, AND PCB LAYOUT GUIDELINES. LOGIC ALSO RECOMMENDS A DESIGN REVIEW OF BOTH THE SCHEMATIC DIAGRAM AND PCB LAYOUT BEFORE CONSIDERING PRODUCTION.
 2. LOGIC RESERVES THE RIGHT TO CHANGE DESIGNS OR SPECIFICATIONS WITHOUT NOTICE. CUSTOMERS ARE ADVISED TO OBTAIN THE LATEST VERSIONS OF PRODUCT SPECIFICATIONS, WHICH SHOULD BE CONSIDERED IN EVALUATING A PRODUCT'S APPROPRIATENESS FOR A PARTICULAR USE.
 3. LOGIC MAKES NO WARRANTIES, EXPRESSED OR IMPLIED, FOR MERCHANTABILITY OR FITNESS FOR A PARTICULAR APPLICATION. IN NO EVENT SHALL LOGIC BE LIABLE FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES AS A RESULT OF THE PERFORMANCE, OR FAILURE TO PERFORM, OF ANY LOGIC PRODUCT OR DOCUMENTATION.
 4. © 2009 LOGIC PRODUCT DEVELOPMENT COMPANY. ALL RIGHTS RESERVED. LOGIC, THE LOGIC LOGO, COMBINATIONS THEREOF, ARE TRADEMARKS OF LOGIC PRODUCT DEVELOPMENT COMPANY. OTHER NAMES USED IN THIS PUBLICATION ARE FOR IDENTIFICATION PURPOSES ONLY AND MAY BE TRADEMARKS OF THEIR RESPECTIVE COMPANIES.

03 - OMAP MEMORY IF

OMAP MEMORY, USB, AND JTAG




LAYOUT NOTE: TARGET 50 OHMS TO GND FOR DATA SIGNALS. BOTH SIDES OF THE IN-LINE RESISTORS. KEEP AWAY FROM OTHER SIGNALS.

LAYOUT NOTE: ROUTE THIS PAIR OF SIGNALS PHYSICALLY CLOSE TO THE DATA BUS WITH A TRACE LENGTH OF STRIBEN. STRIBEN DEL SHOULD BE SUM OF DDR CLOCK LENGTH + AVOID(50 - DQS) LENGTH. KEEP BOTH SIGNALS CLOSE TO EACH OTHER. THERE IS NO IMPEDANCE REQUIREMENT FOR THESE SIGNALS.

LAYOUT NOTE: ROUTE CLOCK SIGNALS AS 100 OHM DIFFERENTIAL PAIR MATCH TRACE LENGTHS. TARGET 50 OHMS TO GND FOR EACH SIGNAL. KEEP AWAY FROM OTHER SIGNALS.

LAYOUT NOTE: TARGET 50 OHMS TO GND FOR EACH SIGNAL. KEEP AWAY FROM OTHER SIGNALS.


LAYOUT NOTE: ROUTE OMPD AS 50 OHM DIFFERENTIAL PAIR WITH MATCHED TRACE LENGTHS. TARGET 50 OHMS SINGLE ENDED IMPEDANCE TO GND FOR ALL t TRACES. KEEP AWAY FROM OTHER SIGNALS.



OMAP MUXED PERIPHERAL INTERFACES




BOOTSTRAPS: DEFAULT IS SPI1





BOOT DEVICE OPTIONS

BOOT DEVICE	BOOT BITS[4:1]
NOR EMIFA	0001
NAND-8 EMIFA	0111
SPI0 FLASH	0101
SPI1 FLASH (default)	1110
UART0	1011
EMULATOR_DEBUG	1111

VOLTAGE TRANSLATION



64mbit BOOT FLASH



LAYOUT NOTE: ROUTE 'Y' AND 'Z' PINS AS DIFFERENTIAL PAIRS WITH MATCHED TRACE LENGTHS. TARGET 90 OHMS SINGLE ENDED IMPEDANCE TO GND FOR ALL TRACES. KEEP AWAY FROM OTHER SIGNALS.


LAYOUT NOTE: KEEP IN LINE CAPS CLOSE TO L00. LAYOUT NOTE: KEEP RESISTOR CLOSE TO PROCESSOR.

OSCILLATOR SETTINGS:
 INPUT CRYSTAL: 25MHZ
 PRESCALER DIVIDER: 3
 FEEDBACK DIVIDER: 24
 OUTPUT DIVIDER: 6
 OUTPUT FREQUENCY: 100MHZ
 OUTPUT TYPE: LVDS

LOGIC PRODUCT DEVELOPMENT

411 WASHINGTON AVE. N
 MINNEAPOLIS, MN 55401
 PHONE: (612) 672-9495
 FAX: (612) 672-9489

Title: OMAP-L138 SOM-M1
 Size: C Number: 1013253
 Page Modify Date: Tuesday, July 07, 2009 Project: OMAP-L138 Sheet: 5 of 9




PHY DEFAULT STRAPPINGS


PHY MODE CONFIGURATION TABLE

MODE[2:0]	MODE DEFINITION
000	10BASE-T HALF DUPLEX. AUTO-NEGOTIATION DISABLED.
001	10BASE-T FULL DUPLEX. AUTO-NEGOTIATION DISABLED.
010	100BASE-TX HALF DUPLEX. AUTO-NEGOTIATION DISABLED. CRS IS ACTIVE DURING TRANSMIT & RECEIVE.
011	100BASE-TX FULL DUPLEX. AUTO-NEGOTIATION DISABLED. CRS IS ACTIVE DURING RECEIVE.
100	100BASE-TX HALF DUPLEX IS ADVISED. AUTONEGOTIATION ENABLED. CRS IS ACTIVE DURING TRANSMIT & RECEIVE.
101	REPEATER MODE. AUTO-NEGOTIATION ENABLED. 100BASE-TX HALF DUPLEX IS ADVISED. CRS IS ACTIVE DURING RECEIVE.
110	POWER DOWN MODE.
111	ALL CAPABLE. AUTO-NEGOTIATION ENABLED.



Applying power to 5V_IN will cause SOM to power up immediately.
 For startup, 5V_IN range is: 3.6V < 5V_IN < 5.8V
 At runtime, 5V_IN range is: UVLO < 5V_IN < 5.8V
 UVLO = Undervoltage LockOut
 UVLO = 3.0V (default)
 2.8V < UVLO < 3.25V (programmable)

Applying power to MAIN_BATT_IN will NOT cause SOM to power up immediately.
 SOM will power up when power is supplied to MAIN_BATT_IN, and then PMIC_FB_IN is pulsed low.
 PMIC_FB_IN must be pulsed low AFTER power is applied to MAIN_BATT_IN.
 For startup, MAIN_BATT_IN range is: 3.6V < MAIN_BATT_IN < 4.2V
 At runtime, MAIN_BATT_IN range is: UVLO < MAIN_BATT_IN < 4.2V
 UVLO = Undervoltage LockOut
 UVLO = 3.0V (default)
 2.8V < UVLO < 3.25V (programmable)





JUMPERS ALLOW REWORK FOR IO VOLTAGES OTHER THAN 3.3V OR 1.8V



LOGIC		LOGIC		411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489	
PRODUCT DEVELOPMENT					
Title OMAP-L138 SOM-M1					
Size C	Number 1013253		Project OMAP-L138		Rev 1.0
Page Modify Date - Tuesday, July 07, 2009			Sheet 8 of 9		

Revision Control				
ECO Number	Phase	Rev	Description	Date
	beta	0.1	<p>STARTED FROM ALPHA SCHEMATIC</p> <p>SH:1: Corrected PMIC I2C address in table. Also corrected all I2C addresses to be 7 bits instead of 8. Removed socket and insulator plate symbols. Also changed PCB number.</p> <p>SH:2: Routed off-SOM boot bits to baseboard connector J3 on pins that are common with Shiva off-SOM boot pins. This provides commonality for testing. This shift also caused the testability pin BOFF_OEn to move to a different location on J3.</p> <p>SH:3,4: Removed in-line resistors on DDR address and control lines to ease DDR routing in layout. Removed one in-line resistor on STRBEN, STRBEN_DEL signals. Also changed layout note to indicate correct trace length for these signals.</p> <p>SH:4,8: Changed bulk cap on DDR to 22uF. Changed C80 on 1.8V_LDO to 10uF and added 2 more 10uF bulk caps to that rail. These changes were done to meet TI's DDR routing guidelines.</p> <p>SH:7: Added buffer to PMIC I2C clock signal to prevent accidental access to PMIC. Added TPS3805 for proper power sequencing. Added pullup to VSYS on PMIC DEFDCDC3 pin to generate proper core voltage. Also added no-pop pulldown in case PMIC is improperly programmed again. Tied unused PMIC inputs: L4, FB_WLED, ISINK1, ISINK2 to GND. Changed ISETx resistors to 150K - were 0 ohm. Added zero ohm in-line resistor on NMI to make potential rework easier. Updated PMIC symbol so it has the corrected footprint with center pad offset</p> <p>SH:various: Where appropriate, changed pullups/pulldowns to 4.7K to be consistent.</p> <p>SH:2: Moved up_SPI0_SCSn0 from J3<45> to J3<27> Moved up_SPI0_SCSn1 from J3<47> to J3<29> Moved BUFF_OEn from J3<29> to J3<61></p> <p>SH:3: Changed EMA_CASn / GPIO2[4] function from SW_RST to USB1_PWR_EN. Moved from J1<85> to J3<47></p> <p>SH:7: Changed POWER_ON pull from pull-down to pull-up w/ divider to protect uP pin from overvoltage</p>	05-15-09
		0.2	<p>SH:3: vertically mirrored rpacks on DDR data to match layout</p> <p>SH:4: removed R41 - 100 ohm resistor across DDR clock signals</p> <p>SH:6,8: changed all 49.9 ohm resistors to 1/2% tolerance. R107 on sheet 8 must be 1/2%, so all 49.9 ohm resistors were changed to 1/2% for commonality.</p> <p>SH:7: removed C59,R104 from PMIC THRESHOLD PIN. THRESHOLD will be pulled up to Vsys, since RESETn output is not used. Changed R161 to be a pulldown.</p> <p>SH:various: changed look of comments and layout notes to match style called out on title page.</p>	06-15-09
		0.3	SH: various: changed all testpoints to no-pop so the don't show up in Agile BOM	06-19-09
		0.4	SH: various: all LPD numbers are now visible	06-21-09