




INTERFACE, DO NOT PLACE ON BOARD



SCPU POWER



6.2.1 VDD6 Preregulator

The inductor, output capacitor, and total effective series resistance (ESR) of the output capacitance must be considered to achieve balanced operation of the VDD6 preregulator. The output inductor must be greater than or equal to the minimum 22-μH inductance. The typical specified inductance is 33 μH, which was selected for this design. The effective output capacitance for the VDD6 preregulator is specified from 22 μF to 47 μF. An effective capacitance of 22 μF at the 6 V DC operating point was selected for this design. This value allows for additional downstream input capacitance on voltage regulator inputs. To filter high frequencies, use 10-nF and 0.1-μF capacitors in parallel. If higher effective capacitance is used, the voltage ripple is reduced and lowers the required ESR. The effective capacitance of a capacitor should be provided by the capacitor supplier and must be derated for tolerance, lifetime, temperature, and operating voltage. Because the VDD6 preregulator is a hysteretic architecture, controlled ESR is required with the output capacitance. The specified ESR range is from 100 mΩ to 300 mΩ. Use Equation 21 to calculate the minimum total ESR to achieve balanced operation.

$$R_{ESR} = L / (15 * C_{min}) = 33 / (15 * 22) = 100 \text{ m}\Omega \quad (21)$$

As an example, the data sheet for the capacitor states that the ESR of the capacitor is 4 mΩ and the parasitic inductance of the PCB design is 8 mΩ. An ESR resistor of 100 mΩ can still be used, or the discrete ESR resistor can be sized to 90 mΩ resulting in a total effective ESR of at least 100 mΩ. If a larger effective capacitance is used, the equation may result in an ESR value below 100 mΩ. In this case, the total ESR should still be brought up to 100-mΩ total ESR minimum to meet the specification.

A high-voltage surface-mount Schottky-rectifier diode, such as SS3MH10 or MBR330T3, should be used. Figure 6-2 shows this configuration.




Figure 6-2. VDD6 Design

TEXAS INSTRUMENTS
RM57L843
SPMS215C-FEBRUARY 2014-REVISED JUNE 2016
www.ti.com

5.4 Device Recommended Operating Conditions⁽¹⁾

	MIN	NOM	MAX	UNIT
V _{CC}	1.14	1.2	1.32	V
V _{CCINTL}	1.14	1.2	1.32	V
V _{CCIO}	3	3.3	3.6	V
V _{CCADC}	3	3.3	3.6	V
V _{CP}	3	3.3	3.6	V
V _{ES}	0	0	0	V
V _{ESAD}	-0.1	0.1	0.1	V
V _{AREFREF}	V _{ESAD}	V _{CCIO}	V	
V _{AREFLO}	V _{ESAD}	V _{CCIO}	V	
T _A	-40	105	125	°C
T _J	-40	100	130	°C

DCS-Control topology used in a typical automotive infotainment device.^[1,2] As explained in Reference 1, the timer (t_{ON_MIN}) is responsible for providing a controlled switching frequency by adjusting the on-time based on V_{IN} and V_{OUT} through Equation 1.

$$t_{ON} = \frac{V_{OUT}}{V_{IN}} \times 400 \text{ ns} \quad (1)$$


The 400-ns value sets the ideal switching frequency to 2.5 MHz when the DCS-Control device is operating with the on-time set by the timer. However, due to circuit losses, propagation delays, and in some specific application conditions, operation does not always follow the on-time set by the timer. As a result, the frequency varies. The reasons for this variation are grouped together based on the duty cycle, ideally V_{OUT}/V_{IN}, at which the device operates.

Measured data explains the principles behind the DCS-Control topology's frequency variation. To better explain the concepts, the TPS62130 (catalog version) was chosen and it offers two switching frequencies: 2.5 MHz and 1.25 MHz. The 2.5-MHz data exactly matches the TPS62130A-Q1 data because both converters offer the 2.5-MHz setting. All data was taken on the evaluation module with a 2.2-μH inductor and two 22-μF output capacitors (to overcome the DC bias effect).^[3]










$$C_{out} = \Delta I_{out} * \Delta T / \Delta V_{out}$$




$$C_{out} = 1.35A * 400ns / 0.06V = 9uF$$



Organization		Quectel Wireless Solutions	
Project	SRAM701A	Ver	1.1
Drawn By	SONI	Checked By	SONI
Date:	Wednesday, June 10, 2026	Sheet	10 of 21
		Size	A3



Organization		Quectel Wireless Solutions	
Project	SRAM701A	Ver	1.1
Drawn By	SONI	Checked By	SONI
Date:	Wednesday, June 10, 2026	Sheet	11 of 21
		Size	A3




[9] PMIC_ERROR_L <<

[10] SCPU_POR_L >>


3V3_SCPU >>

[9] PMIC_POR_RST_L >>

C1203
100nF +/-10% 10V



R1201 0R +/-5% 1/10W << ETM_JTAG_TRST_L [17]
 R1202 0R +/-5% 1/10W << ETM_JTAG_TDI [17]
 R1206 0R +/-5% 1/10W << ETM_JTAG_TMS [17]
 R1207 0R +/-5% 1/10W << ETM_JTAG_TCK [17]
 R1208 0R +/-5% 1/10W << ETM_JTAG_RTCK [17]
 R1209 0R +/-5% 1/10W << ETM_JTAG_TDO [17]



[17] ETM_SP_RST_L <<

[8] SCPU_JTAG_RST_L <<

[8] SCPU_EXT_RST_L <<


RESET Timeout = 400us

C1202 100nF +/-10% 10V


C1201 100nF +/-10% 10V



3V3_SCPU

3V3_SCPU






Organization		Quectel Wireless Solutions	
Project		SRAM701A	Ver 1.1
Drawn By	SONI	Checked By	SONI
		Size A3	
Date:	Wednesday, June 10, 2026	Sheet	12 of 21







Organization		Quectel Wireless Solutions	
Project	SRAM701A	Ver	1.1
Drawn By	SONI	Checked By	SONI
Date:	Wednesday, June 10, 2026	Sheet	14 of 21
		Size	A3




Organization		Quectel Wireless Solutions	
Project	SRAM701A	Ver	1.1
Drawn By	SONI	Checked By	SONI
Date:	Wednesday, June 10, 2026	Sheet	15 of 21
		Size	A3














Organization		Quectel Wireless Solutions	
Project	SRAM701A	Ver	1.1
Drawn By	SONI	Checked By	SONI
Date:	Wednesday, June 10, 2026	Sheet	16 of 21
		Size	A3





TRACE Probe Connector



DRIVER1



DRIVER2



DRIVER3

