

TMS320C6678 EVM Board for TI


Product name : DSPM-8301E

Rev. A102-1

PCB PN : 19C2830101

Project Code :

PCB Thickness : 62 mils(1.6mm)
12 Layers



DISCLAIMER: THIS CIRCUIT DESIGN IS PROVIDED AS REFERENCE ONLY, WITHOUT WARRANTY EXPRESSED OR IMPLIED. THE USER IS ENCOURAGED TO PERFORM ALL DUE DILIGENCE WITH RESPECT TO DESIGN AND ANALYSIS.

Copyright (C) 2010 Texas Instruments Incorporated. All rights reserved. This document is proprietary to TI and is intended solely for use by TI and its customers. This document is not to be reproduced, distributed, or disclosed to other parties in its entirety or in part without the express written consent of TI.

TI Information - Selective Disclosure
Texas Instruments
20450 Century Blvd
Germantown, MD 20874
USA


TITLE & TABLE OF CONTENTS

Page	Description
01	COVER PAGE
02	TITLE & TABLE OF CONTENTS
03	BLOCK DIAGRAM_AMC
04	POWER SEQUENCE
05	POWER CONSUMPTION
06	POWER DISTRIBUTION
07	CLOCK DIAGRAM
08	FPGA_BLOCK
09	BUS Management Map
10	AMC GF
11	MMC
12	DSP_SERDES_PORTS
13	DSP_DDR3
14	DSP_EMIF
15	DSP_JTAG_EMU_TSIP
16	DSP_MISC
17	DSP_CLOCK_Smart Reflex
18	DSP_POWERA
19	DSP_POWERB
20	DSP_POWERC
21	DSP_GND
22	CLOCK_GEN3
23	CLOCK GEN2
24	DDR3
25	DDR3_ECC
26	USB-JTAG
27	Gigabit Ethernet PHY
28	RJ45/MISC
29	Connectors for HyperLink & Debug
30	FPGA_XC3S200AN_A

Page	Description
31	FPGA_XC3S200AN_B
32	FPGA_XC3S200AN_C
33	Power ucd9222
34	Power_1.2V/1.8V/2.5V/0.75V
35	Power_VCC5 / VCC3V3_AUX
36	Power VCC1V5
37	History_0
38	
39	

BLOCK DIAGRAM_AMC


AMC Board



Miscellaneous I/O 80 Pin conn. Signal

PIN	Port mapping
02	EMIFA00
04	EMIFA01
06	EMIFA02
08	EMIFA03
10	EMIFA04
12	EMIFA05
14	EMIFA06
16	EMIFA07
18	EMIFA08
20	EMIFA09
22	EMIFA10
24	EMIFA11
26	EMIFA12
28	EMIFA13
30	EMIFA14
32	EMIFA15
34	EMIFA16
36	EMIFA17
38	EMIFA18
40	EMIFA19

PIN	Port mapping
42	EMIFA20
44	EMIFA21
46	EMIFA22
48	EMIFA23
50	GPI000
52	GPI001
54	GPI002
56	GPI003
58	GPI004
60	GPI005
62	GPI006
64	GPI007
66	GPI008
68	GPI009
70	GPI010
72	GPI011
74	GPI012
76	GPI013
78	GPI014
80	GPI015



PIN	Port mapping
01	GND
03	SDA
05	SCL
07	EMIFD0
09	EMIFD1
11	EMIFD2
13	EMIFD3
15	EMIFD4
17	EMIFD5
19	EMIFD6
21	EMIFD7
23	EMIFD8
25	EMIFD9
27	EMIFD10
29	EMIFD11
31	EMIFD12
33	EMIFD13
35	EMIFD14
37	EMIFD15
39	EMIFCE1Z

PIN	Port mapping
41	EMIFCE2Z
43	EMIFBE0z
45	EMIFBE1z
47	EMIFOEz
49	EMIFWEz
51	EMIFRnW
53	EMIFWAIT1
55	TIMIO
57	TIM00
59	TIM11
61	TIM01
63	SSPMISO
65	SSPMOSI
67	SSPCS1
69	SSPCK
71	UARTXD
73	UARTRXD
75	UARTRTS
77	UARTCTS
79	GND

AMC Port mapping


PIN	Port mapping
TCLKA	TSIP_CLK0
TCLKB	TSIP_CLK1
FCLKA	100MHz
00	SGMII
01	
02	
03	
04	PCI-E_1
05	PCI-E_2
06	
07	
08	SRIO_1
09	SRIO_2
10	SRIO_3

PIN	Port mapping
11	SRIO_4
12	TSIP0 [0..3]
13	TSIP1 [0..3]
14	
15	Alternate I2C link
16	
TCLKC	TSIP_FS0
TCLKD	TSIP_FS1
17	
18	
19	
20	AMC_JTAG

Power Sequence

Label	Time	Description
T0	1ms	S2 plane power stable to S3 enable signal assertion

VCC3V3_MP_AMC		
S0	MMC	VCC3V3_MP
S1		VCC12
S2	Other FT2232H XC3S200AN	VCC3V3_AUX
S3	XC3S200AN	VCC1V8_AUX
S4	88E1111 XC3S200AN	VCC1V2
S5		PMBUS & UCD9222_ENA1
S6	DSP TMS320C6678	CVDD
S7		UCD9222_VID2 & UCD9222_ENA2
S8	DSP TMS320C6678	VCC1V0
S9		VCC1V8_EN
S10	DSP TMS320C6678	VCC1V8
S11		VCC1V5_EN
S12	DDR3 DSP TMS320C6678	DDR3 SDRAM VCC1V5
S13		VCC0V75_EN
S14	DDR3 DSP TMS320C6678	DDR3 Vref VCC0V75
S15		VCC2V5_EN
S16	88E1111	VCC2V5
S17		VCC5_EN
S18	XDS560V2 Mazzenine Board	VCC5




Power Sequence

Reset Sequence

CLK Sequence

There is no specific power-up nor power-down sequence.



There is no specific power-up nor power-down sequence.

XILINX_XC3S200AN
 1.2V_AUX (VCCINT)
 1.8V_AUX (VCC1V8_AUX)
 3.3V_AUX (VCCAUX)


XILINX_XC3S200AN

DSP TMS320C6678
 VCC1V0 Scaled/(CVDD)
 VCC1V0 Fixed/(CVDD1)
 VCC1V8/(DVD18)
 1.5V/(DDR3_IC)
 0.75V/(DDR3_Vref)

DSP TMS320C6678

88E1111 (PHY)


88E1111



POWER CONSUMPTION

	V	I	Qty	Isub.	Efficiency	Max. Power Design			Operating (for Thermal)		Note
						Pd (W)	I12v	I3vsb	Utilization	Pd (W)	
CVDD (12V-->1.0V)				8.000			0.741				UCD9222 + UCD7242
TMS320C6678	1.00	8.000	1	8.000	90%	8.889	0.741	x	70%	6.222	
VCC1V0 (12V-->1.0V)				5.000			0.463				
TMS320C6678	1.00	5.000	1	5.000	90%	5.556	0.463	x	70%	3.889	
VCC1V5 (12V-->1.5V)				2.300			0.319				TPS54620
TMS320C6678	1.50	0.850	1	0.850	90%	1.417	0.118	x	70%	0.992	
DDR3	1.50	0.240	5	1.200	90%	2.000	0.167	x	100%	2.000	
VCC0V75 (VTT for DDR3) 1.5V-->0.75V							x				TPS51200
DDR3	0.75	0.050	5	0.250	45%	0.417	0.035	x	70%	0.292	
VCC3V3_AUX (12V-->3.3V_AUX)				2.484			0.748				TPS54620
FPGA	3.30	0.024	1	0.024	85%	0.093	0.008	x	70%	0.065	
XDS560V2 Mazzenine Board	3.30	0.300	1	0.300	85%	1.165	0.097	x	70%	0.815	
FT2232H	3.30	0.210	1	0.210	85%	0.815	0.068	x	70%	0.571	
Others	3.30	0.660	1	0.660	85%	2.562	0.214	x	70%	1.794	
VCC1V8_AUX (3.3V_AUX-->1.8V_AUX)							x				TPS73701DCQ
FPGA	1.80	0.200	1	0.200	46%	0.783	0.065	x	70%	0.548	
Others	1.80	0.100	1	0.100	46%	0.391	0.033	x	70%	0.274	
VCC1V8 (3.3V_AUX-->1.8V)							x				TPS73701DCQ
TMS320C6678	1.80	0.330	1	0.330	46%	1.291	0.108	x	70%	0.904	
FT2232H	1.80	0.075	1	0.075	46%	0.293	0.024	x	70%	0.205	
VCC1V2_AUX (3.3V_AUX-->1.2V_AUX)							x				TPS73701DCQ
FPGA	1.20	0.125	1	0.125	30%	0.500	0.042	x	70%	0.350	
88E1111	1.00	0.250	1	0.250	90%	0.278	0.023	x	70%	0.194	
VCC2V5 (3.3V_AUX-->2.5V)							x				TPS73701DCQ
88E1111	2.50	0.210	1	0.210	65%	0.808	0.067	x	70%	0.565	
VCC5 (12V-->5V)				1.000			0.490				TPS54231
XDS560V2 Mazzenine Board	5.00	1.000	1	1.000	85%	5.882	0.490	x	70%	4.118	
VCC3V3_MP_AMC (150mA)				0.048			x	0.048			
MMC_MSP430	3.30	0.048	1	0.048	100%	0.158	x	0.048	70%	0.111	
Total power consumption						Pmax.	I12V	I3VSB		Pop.	
						33.298	2.762	0.096		23.909	

POWER DISTRIBUTION



XILINX_XC3S200AN
 1.2V_AUX/ 0.125A (VCCINT)
 3.3V_AUX/ 0.024A (VCCAUX)

DSP
TMS320C6678
 VCC1V0 / 8A Scaled/(CVDD)
 VCC1V0 / 5A Fixed/(CVDD1)
 VCC1V8 / 0.33A (DVDD18)
 1.5V / 0.85A (DDR3_IO)
 0.75V/(DDR3_Vref)

DDR3
 1.5V / 1.2A (DDR3_VDD)
 0.75V / 0.25A (DDR3_Vref)

88E1111 (PHY)
 2.5V / 0.21A
 1.2V / 0.25A

FT2232H(USB-JTAG)
 3.3V / 0.21A


RS232
 3.3V

FLASH
 1.8V


SPI NOR FLASH
 1.8V

XDS560V2
Mazzenine Board
 5.0V / 1A
 3.3V / 0.3A


CLOCK DIAGRAM










Management Map



The NU resistors on these connections to the MSP430 are for debug use only and will be used only with the shunts removed from pins 1 and 2 of CN7





Power for MSP430




SPI I/F is for Advantech FPGA debugging.

The NU resistors on these connections to the MSP430 are for debug use only and will be used only with the shunts removed from pins 1 and 2 of CN7





SRIO




Caution!
"Place ALL SERDES DC-blocking caps on top layer adjacent to the DSP's RX pins so that there are no additional vias"


SGMII





PCIE




HyperLink




"The HyperLink routes must have a maximum of 2 vias and no via stubs – top layer routing recommended"




I2C, TIMER0,1, SPI, UART






16M SPI NOR Flash






1M-bit I2C EEPROM Ox50h/Ox51h



GPIO





Reset Control




JP-UART (1-3) & (2-4) : UART over USB Connector (Default)
JP-UART (3-5) & (4-6) : UART over 3-Pin Header J5

Reserved




DSP CLOCK




All blocking capacitors to be placed near DSP to keep connecting routes short and minimize vias

"All DC-blocking capacitors to be placed near DSP to keep connecting routes short and minimize vias"



Add PCIe Clock MUX





Smart Reflex








1.8V








1.5V





0.9V - 1.1V (Smart Reflex)




VCC1V0






1.0V & 1.5V for Serdes







CLOCK GEN3





* Data bits can be swapped within the byte lane to ease routing.
 * Address/Command/Control/Clock routing must be Fly-By in byte order 0, 1, 2, 3 ECC, 4, 5, 6, 7.



Designed for TI by ADVANTECH



TEXAS INSTRUMENTS ADVANTECH

Title: **DDR3**

Size: **C** Document Number: **DSPM-8301E** Rev: **A102-1**





Date: Thursday, Mar 12, 2011 Sheet: 24 of 40

CO-LAYOUT



Sept.21.2010:

- There are two combinations of DDR3 on ECC:
 - 3.a. 512MB: (1Gb, X16) 5pcs
 - 3.b. 1024MB: (2Gb, X16) 4pcs & (1Gb X8, ECC) 1pcs






FUNCTION TABLE

INPUT SEL	INPUT/OUTPUT	FUNCTION
L	nB ₁	A _n = nB ₁
H	nB ₂	A _n = nB ₂

Switch for JTAG emulation
 FT2232HL_RESET# = 0 --> AMC
 FT2232HL_RESET# = 1 --> Mini USB

Switch for JTAG emulation
 EXT_EMU_DET = 0 --> External / Mezzanine Emulator
 EXT_EMU_DET = 1 --> On board emulation



88E1111 Device Pin to Configuration Bit Mapping

Pin	Bit[2]	Bit[1]	Bit[0]
CONFIG0	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG1	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG2	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG3	ANEG[0]	ENA_XC	DIS_125
CONFIG4	HWCFG_MODE[2]	HWCFG_MODE[1]	HWCFG_MODE[0]
CONFIG5	DIS_FC	DIS_SLEEP	HWCFG_MODE[3]
CONFIG6	SEL_TWSI	INT_POL	75/50 OHM




Pin to Constant Mapping

Pin	Bit[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000



CONFIG Pin Connection

Pin	LED Pin Connection	Hardware Configuration Bit Setting	PHY Configuration
CONFIG0	001	LED_TX	PHY Address bit[2:0] 001
CONFIG1	100	LED_LINK1000	Enable Pause ,PHY Address bit[4:3] = 00
CONFIG2	111	VDDO	Auto-Neg advertise all capabilities ,prefer Master
CONFIG3	011	LED_DUPLEX	Enable MDI crossover, disable 125CLK
CONFIG4	100	LED_LINK1000	SGMII without Clock with SGMII Auto-Neg to copper
CONFIG5	110	LED_LINK10	Disable fiber /copper Auto-detect, Disable sleep
CONFIG6	000	VSS	Select MDIO interface, INT signal active high, 50 ohm SERDES


PHY Address = 0x01



RJ-45




Heatsink Holes




AMC Hole

On board




IPASS+HD for HyperLink Bus connection



Pin Header for debug

the interfaces on the 80-pin header are all 1.8V LVCMOS except for the UART which is 3.3V LVCMOS









TDM_CLKA_P	R228	100	TDM_CLKA_N
TDM_CLKB_P	R317	100	TDM_CLKB_N
TDM_CLKC_P	R318	100	TDM_CLKC_N
TDM_CLKD_P	R319	100	TDM_CLKD_N

Place near to FPGA

Add three pins for the PCIECLK source selection on the MUX.



- a. FPGA_ICSS57_OE, pin.J13
- b. FPGA_ICSS57_PD#, pin.E13
- c. FPGA_ICSS57_SEL, pin.F13



PUDC:
User I/O Pull-Up Control. When Low during configuration, enables pull-up resistors in all I/O pins to respective I/O bank VCC0 input.
0: Pull-ups during configuration
1: No pull-ups


BOOT STRAP CONFIGURATION

default value : TBD



For BOOT MODE SWITCH

DSP GPIO TO FPGA



Boot Configuration

DIP Switch	DSP	Boot Mode	Primary Function	
			Pull Up	Pull Down
BM_GPIO0	GPIO0	LENDIAN	Little Endian	Big Endian
BM_GPIO1	GPIO1	BOOTMODE00	Boot Device	
BM_GPIO2	GPIO2	BOOTMODE01	Boot Device	
BM_GPIO3	GPIO3	BOOTMODE02	Boot Device	
BM_GPIO4	GPIO4	BOOTMODE03	Device Cfg	
BM_GPIO5	GPIO5	BOOTMODE04	Device Cfg	
BM_GPIO6	GPIO6	BOOTMODE05	Device Cfg	
BM_GPIO7	GPIO7	BOOTMODE06	Device Cfg	
BM_GPIO8	GPIO8	BOOTMODE07	Device Cfg	
BM_GPIO9	GPIO9	BOOTMODE08	Device Cfg	
BM_GPIO10	GPIO10	BOOTMODE09	Device Cfg	
BM_GPIO11	GPIO11	BOOTMODE10	PLL Multiplier/I2C	
BM_GPIO12	GPIO12	BOOTMODE11	PLL Multiplier/I2C	
BM_GPIO13	GPIO13	BOOTMODE12	PLL Multiplier/I2C	
BM_GPIO14	GPIO14	PCIESSMODE0	Endpt/RootComplex	
BM_GPIO15	GPIO15	PCIESSMODE1	Endpt/RootComplex	

Boot Device

BM_GPIO	BOOT Device	NOTE
3 2 1	EMIF16	
0 0 0	sRIO	
0 1 0	SMGII	PA driven from core clk
0 1 1	SGMII	PA driver from PA clk
1 0 0	PCIe	
1 0 1	I2C	
1 1 0	SPI	
1 1 1	HyperLink	

Device Configuration

BM_GPIO [10:4]	Device Configuration Field	The device configuration fields GPIO[10:4] are used to configure the boot peripheral and, therefore, the bit definitions depend on the boot mode.
----------------	----------------------------	---

PLL Settings

BM_GPIO	INPUT	CLK (MHz)	CorePac System PLL Configuration
13 12 11			
0 0 0		50.00	
0 0 1		66.67	
0 1 0		80.00	PA driven from core clk
0 1 1		100.00	PA driver from PA clk
1 0 0		156.25	
1 0 1		250.00	
1 1 0		312.50	
1 1 1		122.88	



PCIe Mode selection (PCIESSMODE[1:0])







BM_GPIO[15:14] INPUT	Description
00b	PCIe in End-point mode
01b	PCIe in Legacy End-point mode(no support for MSI)
10b	PCIe in Legacy Root complex mode

PCIESSSEN

Input	Description
0	Initial state of the power domain and the clock domain for PCIe subsystem is disabled
1	Initial state of the power domain and the clock domain for PCIe subsystem is enabled

DEBUG_LED







CVDD / VCC1V0

PMBus Address Bins

PMBus Address	PMBus RESISTANCE (K ohm)
OPEN	--
11	205
10	178
9	154
8	133
7	115
6	100
5	86.6
4	75
3	64.9
2	56.2
1	48.7
0	42.2
SHORT	--



Corresponding "EA" Pins MUST be routed as differential signals and connected next to DSP for specific rails

Series resistors on EA nets to be placed at the load for proper voltage feedback.





FIGURE 2-16: Output Voltage vs. Ambient Temperature.

+++output capacitor Calculation for VCC1V0+++

$$V_{PPQ} \approx \frac{\Delta I}{8 \times C \times f_s}$$

(VPPQ=10mV)
 C = 5 / (10m * 8 * 750k)
 C=83.3uF

+++output capacitor Calculation for VCC1V0+++

$$V_{PPQ} \approx \frac{\Delta I}{8 \times C \times f_s}$$

(VPPQ=10mV)
 C = 8 / (10m * 8 * 750k)
 C = 133.3uF

+++Inductor Calculation for VCC1V0+++

$$L = \frac{V_{IN} - V_{OUT}}{\Delta I} \frac{D}{f_s}$$

L = (12 - 1) / 5 * (1/12) / 750K
 L = (11 / 5) * (0.083 / 750K)
 L = 0.243 uH


+++Inductor Calculation for CVDD+++

$$L = \frac{V_{IN} - V_{OUT}}{\Delta I} \frac{D}{f_s}$$

L = (12 - 1) / (8) * (1/12) / 750K
 L = (11 / 8) * (0.083 / 750K)
 L = 0.152 uH

VCC1V2

1.2V @0.38A




$$V_{out} = (R1+R2) / R2 * 1.204$$

$$1.204V = (0+10k) / 10k * 1.204$$

VCC1V8_AUX

1.8V_AUX @0.3A




$$V_{out} = (R1+R2) / R2 * 1.204$$

$$1.805V = (28k+56.2k) / 56.2k * 1.205$$

VCC2V5

2.5V @0.21A




$$V_{out} = (R1+R2) / R2 * 1.204$$

$$2.50V = (39.2k+36.5k) / 36.5k * 1.204$$

VCC1V8

1.8V@0.5A




$$V_{out} = (R1+R2) / R2 * 1.204$$

$$1.805V = (28k+56.2k) / 56.2k * 1.205$$

VCC0V75

0.75V @0.25A




VCC3V3_AUX

Assume 90% Pe,
 $I_{in} = (3.3V * 2.58A) / 90\% / 12V = 788mA$

12V@0.79A

3.3V_AUX @2.585A



$$R_{rt} = 48000 \times F_{sw}(\text{kHz})^{(-0.997)-2}$$

$$= 48000 \times 840^{(-0.997)-2}$$

$$\approx 56.2 \text{ (k ohms)}$$

$$V_{out} = 0.8 \text{ V} * (R1/R2+1)$$

$$3.3 = 0.8 \text{ V} * (10k/3.1k+1)$$

(Over all tolerance is 5% ,DC tolerance is 2.5%)

+++output capacitor Calculation+++
 $C_{out} > (2 * \Delta I_{out}) / (F_{sw} * \Delta V_{out})$
 $C_{out} > (2 * 3) / (840 \text{kHz} * 0.0825)$
 $C_{out} \sim 87 \mu\text{F}$

Reference Capacitor=100uF

(KIND=0.3)

+++Inductor Calculation+++
 $L = (V_{in} - V_{out}) / (I_{out} * Kind) * (V_{out} / (V_{in} * F_{sw}))$
 $L = ((12 - 3.3) / (3A * 0.3)) * (3.3 / (12 * 840 \text{kHz}))$
 $L = 9.67 * 0.33 \mu$
 $L \sim 3.2 \mu\text{H}$


Reference Inductor 3.3uH

VCC5

Assume 80% Pe,
 $I_{in} = (5V * 1A) / 80\% / 12V = 520mA$

12V@0.52A

5V @1A



$$V_{out} = 0.8 \text{ V} * (R1/R2+1)$$

$$5 = 0.8 \text{ V} * (10k/1.87k+1)$$

+++output capacitor Calculation+++

$$C_{o_min} = 1 / (2 * \pi * R_o * F_{CO_max})$$

$$C_{out} = 1 / (2 * 3.14 * 5 * 25K)$$

$$C_{out} = 1.3 \mu\text{F}$$

Reference Capacitor=100uF

+++Inductor Calculation+++ (KIND=0.3)

$$L = ((V_{in(max)} - V_{out}) / I_{out} * Kind) * (V_{out} / (V_{in(max)} * F_{sw}))$$


$$L = ((12.6 - 5) / 1 * Kind) * (5 / (12.7 * 570K))$$

$$L = ((7.6 / 0.3) * (5 / (7239K)))$$


$$L = (25.3) * (0.69M)$$

$$L = 17.5 \mu\text{H}$$

Reference Inductor 22uH



VCC1V5



$$V_{out} = 0.8 V * (R1/R2 + 1)$$

$$1.52 = 0.8 V * (9.09k/10k + 1)$$

(Over all tolerance is 5% ,DC tolerance is 2.5%) (KIND=0.3)

+++output capacitor Calculation+++
 $C_{out} = (2 * \Delta I_{out}) / (F_{sw} * \Delta V_{out})$
 $C_{out} = (2 * 2.5A) / (840kHz * 0.0375)$
 $C_{out} \approx 159\mu F$

+++Inductor Calculation+++
 $L = (V_{in} - V_{out}) / (I_{out} * Kind) * V_{out} / (V_{in} * F_{sw})$
 $L = (12 - 1.5) / (2.5A * 0.3) * 1.5 / (12 * 840kHz)$
 $L \approx 2.08\mu H$

Reference Capacitor=200uF **Reference Inductor 3.3uH**

