

BQ2571X, BQ2571X, BQ2571X, BQ2573X, BQ257X, BQ257X, BQ257X, BQ25X, B								
ADAPTER: ADAPTER: C18 C18 C18 C18 C18 C18 C18 C18								
PIN NAMI	E	REQUIREMENT	COMPONENT	MIN	TYP	MAX	INPUT	POWER - DESIGN CHECKLIST COMMENTS AND RELEVANT EQUATIONS
			Concert				Forward Mode: Ceramic high frequency filtering input	Input Source to the charges For a 45 W to 65 W SYS load, use at least (4x) 10 uF capacitors with an extra (2x) 10 uF DNP.
		Required	C3+C4+C23+C24 +C44+C45	40 uF	60 uF		capacitors; Reverse Mode: Converter ceramic output filtering	Fig. at a w to b s w to b s w to s and the start (w) to b c capacitors with an etch (z) to to the company. Fig. at 65 W to 90 W ST load, use at least (w) 10 dc capacitors with an etch (z) 10 dc TONP. Refer to "Table 10-1. Minimum Input Capacitance Requirement" and "10.2.2.3 Input Capacitor" sections of BQ25720 datasheet for more information.
				-	-		capacitors Forward Mode: Tantalum polymer high frequency filtering input capacitor;	For > 90W SYS loads, with a 45 or 55(802573x) battery configuration, use at least (1); 33 uF tantalum polymer capacitor. Refer to "Table 10-1. Minimum input Capacitance Requirement" and "10.2.3 Input Capacitor" sections of 8025720 databate to more information.
ADAPTER+ /		Required	C53		33 uF		nitering input capacitor; <u>Reverse Mode</u> : Converter tantalum polymer output filterine capacitor	
			R3, R4		3.9 D			For system with high input calls or trace indicates and hot plag use case, add experimentally derived 8C studber to limit insult current and input willage overhood. RDI[[84 $= \frac{1}{4t} \left(\frac{L_{input}}{C_{input}}, where 0 < \xi_{(2mpt)_{inp}E_{int}(wr)} < 1 \right)$
								R3 and R4 in parallel should be sized appropriately to handle the inrush current.
ADAPTER-		Recommended-DNP					Input hot-plug snubber circuit	$C_{invultyeak} = \frac{I_{invultyeak}}{I_{invultyeak}} = \frac{1}{I_{invultyeak}} = \frac{1}{I_{invultyeak}}$
			C18		1 uF			$C_{1B,min} = \frac{r_{intrustypeak}}{(r_{input} + \Delta V_{overshoutmax})} * \frac{r}{\omega_{input, resonant}}, where \omega_{input, resonant} = \frac{r}{2\pi \sqrt{L_{input}C_{input}}}$
		Optional	05.06 R9				Back-to-Back input protection P-Ch. MOSFETs	Size Q5 and Q6 appropriately to handle input power, optimize losses, and allow for smooth turn-on and turn off. Select delay and control circuits to avoid conflicts with charger timing.
		Optional	R14 C22				Input protection turn-on/turn-off delay	Note: If the QS and Q6 input protection circuit and is to function correctly, R13 (See VBUS) must be connected to the Drain of QS.
		Optional	R10 09A/09B 010				Input protection turn-on/turn-off control	
		Optional	R17 Z1		10 kΩ		Input protection gate-source Zener clamping diode	Size to clamo maximum allowable VGS for OS and O6 DifferentifsLinputcurrent sensing
ACP-ACN	3-2						Input current sensing resistor.	Sense resistor range depends on device. For BQ2570x and BQ2571x, the range is 10 mQ/20 mQ. For BQ2572x and BQ2573x, the range is 5 mQ/10 mQ. This will impact the IADPT and PSYS pin measurements. In INDPM regulation, the input current limit is regulated as a differential voltage across R _{4/2} , such that:
		Required	R2 (R _{AC})	5 mΩ		20 mD	This is used for both input current limit regulation and for inductor current sensing of the average current mode control architecutre of the charger.	V _{BAC} = R _{MC} x Minimum(IIN_HOSTI) Register Setting, ILIM_HIZ pin setting) (appliable in typical applications).
		Recommended	R11, R12		4.99 Ω		Input current sense switching noise and common mode	Select R11 / C46 and R12 / C47 such that the filter time constant is between 47 ns and 200 ns
		Recommended	C46, C47 C12 C17		33 nF 10 nF 1 nF	20 nF 20 nF	noise filtering High frequency switching current spike filtering	Note Too high of a capacitance on this side of RAC could impact the converter stability. This is the reason for limiting the maximum capacitance to 20nF.
		Recommended-DNP	C11		0.01 uF	2011	Differential mode noise filtering	
VBUS	1		C25					IC input voltage räll Placed close to the IC VBUS pin.
		Required	R13	0.47 uF	0.47 uF		Input voltage noise decoupling capacitor	XTR capacitor is recommended. Size appropriately to handle large input overshoots and current spikes.
		Recommended	R13		10		Input voltage rail inrush current limiting	Internal LDO output
REGN	28	Required	C30	2.2 uF	2.2 uF		Internal LDO output stabilizing capacitor	Placed close to the IC REGN plin. X7R capacitor is recommended.
								Internal reference bias
VDDA	7	Required	C29		1 uF		Noise decoupling capacitor	Placed close to the IC VDDA pin. X7R capacitor is recommended.
		Recommended	R18		10 0		Current limiting resistor Converter (I	Forward Buck Mode) High-Side N-Channel MOSFET gate driver
HIDRV1	31	Required	Q1				Converter (forward buck mode) active High-Side N- Channel MOSFET	This is also the reverse boost mode synchronous High-Side MOSFET. Refer to "Typical Application" section of the datasheet for more details on the Power Stage MOSFET selection criterion.
		Recommended	R _{HDRV1}	0 0			Q1 High-Side MOSFET gate drive strength limiting resistor	For non-ideal layouts with EMI contraints, add an experimentally derived resistance to slow down the Q1 turn-on and turn-off.
LODRV1					1		Converter (Forward Buck Mode) Low-Side N-Channel MOSFET gate driver
		Required	QZ				Converter (forward buck mode) synchronous Low-Side N-Channel MOSFET	This is also the reverse boost mode active Low-Side MOSFET. Refer to "Typical Application" section of the datasheet for more details on the Power Stage MOSFET selection criterion.
	29	Recommended	RLORVI	0.0			Q2 Low-Side MOSFET gate drive strength limiting resistor	For non-ideal layouts with EMI contraints, add an experimentally derived resistance to slow down the Q2 turn-on and turn-off.
		Recommended	C19		150 pF		Low-Side MOSFET Gate-Source holding capacitor	Sized to increase the effective Qs in comparison to the Qsd of Q2. This helps prevent the Miller capacitance from driving the MOSFET gate during a high dV/dt event. This is more important when Qps and Qpd of Q2 are similar in magnitude.
				-			Buck-boos	s witching nodes and High-Side MOSFET bootstrap network SW1 and SW2 should be connected to minimize the inductive path from the IC pin to the inductor, L1.
SW1-SW2, BTST1, BTST2	32-23, 30, 25	Required	Required refer to EVM				Converter inductor	SW1 and SW2 should be connected to minimize the inductive path from the iL pin to the inductor, L1. Refer to EVM
		Required	C15	0.0	47 nF		Converter bootstrap capacitor for Q1 High-Side N- Channel MOSFET gate driver	Eer zon ideal buost with EMI rootniste, sid so appeirmentalis/declard registrone to clay decess the Chinese
		Recommended Required	R _{attra} C16		47 nF		Converter bootstrap capacitor for Q4 High-Side N- Channel MOSFET gate driver	For non-ideal layouts with EMI contraints, add an experimentally derived resistance to slow down the Q1 turn on.
HIDRV2	24	Recommended	R _{attyt2}	0Ω			Bootstrap capacitor discharge current limiting resistor	For non-ideal layouts with EMI contraints, add an experimentally derived resistance to slow down the Q4 turn-on. orward Boost Mode) High-Side N-Channel MOSFET gate driver
		Required	Q4				Converter (forward boost mode) synchronous High-Side	This is also the reverse buck mode High Side MOSFET. Before to "Trained, Application" action of the distributed for more details on the Brauer Strees MOSEET relaction criterion
							N-Channel MOSFET Q4 High-Side MOSFET gate drive strength limiting	Refer to "Typical Application" section of the datasheet for more details on the Power Stage MDSFET selection criterion. For non-ideal layouts with EMI contraints, add an experimentally derived resistance to slow down the Q4 turn-on and turn-off.
		Recommended	R _{wiDRv2}	0 0			resistor	For non-ideal layouts with EMI contraints, add an experimentally derived resistance to slow down the Q4 turn-on and turn-off. Forward Boost Mode) Low-Side N-Channel MOSFET gate driver
LODRV2		Required	Q3				Converter (forward boost mode) active Low-Side N-	This is also the reverse buck mode Low-Side MOSFET.
	26						Channel MOSFET Q3 Low-Side MOSFET gate drive strength limiting	Refer to "Typical Application" section of the datasheet for more details on the Power Stage MOSFET selection criterion. For non-ideal layouts with EMI contraints, add an experimentally derived resistance to slow down the 03 turn on and turn-off.
		Recommended	R _{LORV2}	0 0			resistor	Sized to increase the effective Cas in comparison to the Cad of Q3. This helps prevent the Miller capacitance from driving the MOSFET gate during a high dV/dt event. This is more
		Recommended	C19		150 pF		Low-Side MOSFET Gate-Source holding capacitor	Important when Qgs and Qgd of Q3 are similar in magnitude.
	-				_			





