



About = Input Box

TERMS OF USE

Step 1: Operating Specifications

LM5148

Input Voltage – Min, $V_{IN(min)}$	45 V
Input Voltage – Nom, $V_{IN(nom)}$	48 V
Input Voltage – Max, $V_{IN(max)}$	48 V
Output Voltage, V_{OUT}	36 V
Full Load Output Current, I_{OUT}	10 A
Switching Frequency, F_{SW}	253 kHz
Frequency Set Resistor, R_T	86.6 k Ω
Ambient Temperature, T_A	25 $^{\circ}$ C

Step 2: Current Sense Resistor

Required I_{OCP} Setpoint at $V_{IN(nom)}$	10 A
Recommended Shunt Resistance	5.4 m Ω
Shunt Resistance, R_S	2 m Ω
Min Inductor Sat Current, $I_{L(SAT)}$	30.0 A
Max Power Loss in Shunt	1.69 W
$V_{IN(min)}$	29.1 A
$I_{OUT(typ)}$ at OCP Inception: $V_{IN(nom)}$	28.8 A
$V_{IN(max)}$	28.8 A

Step 3: Buck Inductance

Inductance for Ideal Slope Comp	12.53 μ H
Inductance, L_O	15 μ H
Inductor DCR	2.6 m Ω
ΔI_L as a % at $V_{IN(nom)}$	24 %
Estimate Core Loss at $V_{IN(nom)}$	0.2 W

Step 4: Output Capacitors

Output Voltage Ripple Spec	100 mV _{PK-PK}
Minimum Output Capacitance	11.7 μ F
Output Capacitance (derated), C_{OUT}	34 μ F
Maximum Permitted ESR	40 m Ω
Output Capacitor ESR	1 m Ω
Resulting Output Voltage Ripple (max)	35 mV _{PK-PK}
Output Capacitor RMS Current (max)	0.69 A _{RMS}

Step 5: Input Capacitors

Input Voltage Ripple Spec	100 mV _{PK-PK}
Minimum Input Capacitance	99 μ F
Input Capacitance (derated), C_{IN}	200 μ F
Maximum Permitted ESR	4.5 m Ω
Input Capacitor ESR	1 m Ω
Resulting Input Voltage Ripple (max)	61 mV _{PK-PK}
Input Capacitor RMS Current (max)	5.0 A _{RMS}

Step 6: Precision Enable, DRSS, FPWM / PFM



UVLO Divider	DRSS Enabled	FPWM
Input Voltage UVLO Turn On	45 V	
Input Voltage UVLO Turn Off	43 V	
Upper Enable Resistor, R_{UV1}	200 k Ω	
Lower Enable Resistor, R_{UV2}	4.5 k Ω	
Configuration Resistor, R_{CNFG}	41.2 k Ω	
* Tie PFM to GND		

Step 7: Compensation Design


Load Pole Frequency	2096 Hz
ESR Zero Frequency	4681 kHz
Desired Crossover Frequency	17 kHz
Error Amp Pole Frequency	0.08 Hz
Upper Feedback Resistor	200 k Ω
Lower Feedback Resistor	4.53 k Ω
Actual Output Voltage Setpoint	36.120 V

Compensation Components

	Calculated / Std Values	Std Values	Actual P/Z Frequencies
R_{C1}	2.7	2.74	2.74 k Ω
C_{C1}	34.4	33	33 nF
C_{C2}	430	470	470 pF



Bode Plot, $V_{IN} = V_{IN(nom)}$



Efficiency / Power Loss Analyzer

Step 8: Efficiency

Power MOSFETs (Q_1, Q_2)			
	'852, '824		
	High-side	Low-side	
On-State Resistance, $R_{DS(on)}$	2.6	4.4	m Ω
Total Gate Charge, Q_G	20	18	nC
Gate-Drain Charge, Q_{GD}	6.7	5.9	nC
Gate-Source Charge, Q_{GS}	8.8	6.9	nC
Output Charge, Q_{OSS}		32	nC
Output Capacitance, C_{OSS}	622	380	pF
Gate Resistance, R_G	0.8	1.2	Ω
Transconductance, g_{FS}	116	128	S
Gate-Source Threshold Voltage, V_{TH}	1.9	1.8	V
Body Diode Forward Voltage, V_{BD}	0.8	0.8	V
Body Diode Rev Recovery Charge, Q_{RR}		100	nC
Thermal Resistance, θ_{JA}	50	50	$^{\circ}$ C/W

External Schottky Diode (if applicable)

Schottky Fwd Voltage, V_{FWDsch}	0 V
Schottky Rev Recovery Charge, Q_{RRsch}	0 nC

Step 9: IC Power Loss

No External VCC	IC Power Dissipation	0.46 W
	IC Junction Temperature (estimate)	40.7 $^{\circ}$ C
* Tie VCCX to PGND		

