



Console




I2S

rts3_n	i2s_sdo
(0)	(0)
cts3_n	i2s_clk
(1)	(1/0)
txd3	i2s_ws
(0)	(1/0)
rxd3	i2s_sdi
(1)	(1)



USB


PCIE



Title			<Title>
Size	Document Number	Rev	
B	<Doc>		1.0
Date:	Friday, April 11, 2025	Sheet	1 of 12

DDR3/DDR2 Interface
The pinout is different
when use DDR3 and DDR2

diff pair




Test Pad for signal measurement

- RDQM0 1 TP2
- RDQM1 1 TP3
- RDQS0 1 TP4
- RDQS0_ 1 TP5
- RDQS1 1 TP6
- RDQS1_ 1 TP7
- RRAS_ 1 TP8
- RCS_ 1 TP9
- RCAS_ 1 TP10
- RWE_ 1 TP11
- RDO2 1 TP12
- RDO7 1 TP13
- RDQ8 1 TP14
- RDQ12 1 TP15
- RA4 1 TP16
- RODT 1 TP17
- RDQ15 1 TP18
- RA6 1 TP19
- RA8 1 TP20

spi_cs0 (I/O)	nd_cs_n (O)
spi_cs1 (I/O)	nd_we_n (O)
spi_clk (I/O)	nd_re_n (O)
spi_miso (I/O)	nd_d[4] (I/O)
spi_mosi (I/O)	nd_d[5] (I/O)
spi_wp (I/O)	nd_d[6] (I/O)
spi_hold (I/O)	nd_d[7] (I/O)


Nand Flash/ SD-XC/SPI Flash

sd_wp (I)	nd_wp (O)
sd_clk (I/O)	nd_rb_n (I)
sd_cd (I)	nd_cle (O)
sd_cmd (I/O)	nd_ale (O)
sd_data[0] (I/O)	nd_d[0] (I/O)
sd_data[1] (I/O)	nd_d[1] (I/O)
sd_data[2] (I/O)	nd_d[2] (I/O)
sd_data[3] (I/O)	nd_d[3] (I/O)




Title		
<Title>		
Size	Document Number	Rev
B	<Doc>	1.0
Date:	Friday, April 11, 2025	Sheet 2 of 12

RGMII Interface





Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		1.0
Date:	Friday, April 11, 2025	Sheet	3 of 12

MT7621 Power



Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	1.0
Date:	Friday, April 11, 2025	Sheet 4 of 12





RESET switch



Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		1.0
Date:	Friday, April 11, 2025	Sheet	6 of 12

2 RDQ[0:15]

RDQ[0:15]

RDQ0
RDQ1
RDQ2
RDQ3
RDQ4
RDQ5
RDQ6
RDQ7
RDQ8
RDQ9
RDQ10
RDQ11
RDQ12
RDQ13
RDQ14
RDQ15

E3
F7
F2
F8
H3
H8
G2
H7
D7
C3
C8
C2
A7
A2
B8
A3

U7
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC#
NC_0
NC_1
NC_2
NC_3
NC_4
NC_5
NC_6

Memory

RA0
RA1
RA2
RA3
RA4
RA5
RA6
RA7
RA8
RA9
RA10
RA11
RA12
RA13
RA14

2
2
2
2
2
2
2
2
2
2
2
2
2
2
2

J1
J9
L1
L9
M7
T3
T7

UDQS
UDQS#
LDQS
LDQS#
UDM
LDM

BA0
BA1
BA2
CK
CK#
CS#
CAS#
ODT
RAS#
WE#
CKE

M2
N8
M3
J7
K7
L2
K3
K1
J3
L3
K9

RBA0
RBA1
RBA2
RCLK
RCS
RCAS
RODT
RRAS
RWE
RCKE

2
2
2
2
2
2
2
2
2
2
2

VREFDQ
VREFCA
ZQ
RESET#

H1
M8
L8
T2

VDDQ_0
VDDQ_1
VDDQ_2
VDDQ_3
VDDQ_4
VDDQ_5
VDDQ_6
VDDQ_7
VDDQ_8

VSSQ_0
VSSQ_1
VSSQ_2
VSSQ_3
VSSQ_4
VSSQ_5
VSSQ_6
VSSQ_7
VSSQ_8

B1
B9
D1
D8
E2
E8
F9
G1
G9

A9
B3
E1
G8
J2
J8
M1
M9
P1
P9
T1
T9

VDD_0
VDD_1
VDD_2
VDD_3
VDD_4
VDD_5
VDD_6
VDD_7
VDD_8

VSS_0
VSS_1
VSS_2
VSS_3
VSS_4
VSS_5
VSS_6
VSS_7
VSS_8
VSS_9
VSS_10
VSS_11

RCLK_

RCLK

1.5VD

R50

1K

R52

C71

0.1uF

GND

1K

0.1uF

1.5VD

R50

1K

R52

C71

0.1uF

GND

1K

0.1uF

1.5VD

R50

1K

R52

C71

0.1uF

GND


1K

0.1uF


DDR3#1

DDR3-128Mx16


$$V_{out} = 1.25V \times (1 + R_{19}/R_{17})$$



DDR decoupling



DDR decoupling






4.7u*2+0.6u

Title			<Title>		
Size	Document	Number	Rev		
Custom	<Doc>		1.0		
Date:	Friday, April 11, 2025		Sheet	7	of 12

Boot Strapping			
Pin Name	Description	Value	
SPI_CLK	DRAM_FROM_EE	For non scan mode: 0: DRAM/PLL configuration from EEPROM 1: DRAM configuration from Auto Detect	For FT mode: 0: SUTIF 1: 3-wire SPI
{SPI_CS1_N, SPI_CS0_N, MDC }	XTAL_MODE	000: 20 MHz, Self Oscillation mode 001: 20 MHz, Single end input 010: 20 MHz, differential input 011: 40 MHz, Self Oscillation mode	100: 40 MHz, Single end input 101: 40 MHz, differential input 110: 25 MHz, Self Oscillation mode 111: 25 MHz, Single end input
PERST_N	OCF_RATIO	0: 1:3 1: 1:4	
TXD2	DRAM_TYPE	0: DDR3 1: DDR2	
{RTS2_N, RTS3_N, TXD1, GPIO0 }	CHIP_MODE[3:0]	0000: Normal / Boot from SPI 4-byte address and XTAL clock 0001: Normal / Boot from ROM (NAND page 2k+64 bytes) 0010: Normal / Boot from SPI 3-byte address 0011: Normal / Boot from SPI 4-byte address 0100: iNIC RGMI / Boot from ROM 0101: iNIC MII / Boot from ROM 0110: iNIC RVMII / Boot from ROM 0111: iNIC PHY / Boot from ROM 1000: iNIC RGMII / Boot from ROM and XTAL clock 1001: Normal / Boot from internal SRAM 1010: Normal / Boot from ROM (NAND page 2k+128 bytes) 1011: Normal / Boot from ROM (NAND page 4k+128 bytes) 1100: Normal / Boot from ROM (NAND page 4k+224 bytes) 1101: Debug mode 1110: Scan mode 1111: Final Test	


Giga Switch Hardware Trap				
Pin Name	Trap	Fuction	Description	Default
P0_LED_0	HWTRAP[0]	HT_CHIP_MODE[0]	chip_mode[3:0]□ 4'b0000: IDDQ mode□ 4'b0001: IOTEST mode□ 4'b0010: NANDTREE mode□ 4'b0011: RING mode (both IO and std-cell) 4'b0100: MBIST□ 4'b0101: SCAN mode (internal) 4'b0110: SCAN-COMP mode (compression)□ 4'b0111: SCAN-MBIST-OLT mode□ 4'b1000: AFE-OLT mode□ 4'b1001: GPHY ATE mode□ 4'b1010: GPHY ADUMP mode□ 4'b1011: GPHY ADUMP probe mode□ 4'b1100: Reserved 4'b1101: Reserved 4'b1110: bootup probe mode 4'b1111: normal mode	4'b1111
P1_LED_0	HWTRAP[1]	HT_CHIP_MODE[1]		
P2_LED_0	HWTRAP[2]	HT_CHIP_MODE[2]		
P0_LED_1	HWTRAP[3]	HT_CHIP_MODE[3]		
P3_LED_0	HWTRAP[9]	HT_XTAL_FSEL[0]	External Crystal Frequency Selection□ xtal_freq_sel[1:0]□ 2'b01: 20MHz□ 2'b10: 40MHz□ 2'b11: 25MHz	2'b10
P4_LED_0	HWTRAP[10]	HT_XTAL_FSEL[1]		




System Power

For USB/PCIE PHY Power (1.2V)


Current= 300mA








Reset Circuit



1.1V/1.5A







1.0V/1.5A



Title			<Title>
Size	Document Number	Rev	
Custom	<Doc>	1.0	
Date:	Friday, April 11, 2025	Sheet	9 of 12

T2





Default : Co-Clock Mode from MT7612E

Please check part number in BOM list

5/12 Keeps Pin 55/56/1/2 floating

MT7603E

