





RK3576_S (Power)




RK3576_T/U/V (GND)







RK3576_A (DDRPHY)




LPDDR5 Signal




RK3576_B
(UFS2.0)



RK3576_C
(VCCI00)




RK3576_D
(VCCI01)



Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package


RK3576_L
(USB3/DP)



Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

RK3576_M
(USB2)




Note!!!

The USB2 PHY1 function cannot be used if the PCI or SATA1 function of Combo PHY1 is selected

Rockchip Electronics Co., Ltd.					
Project:					
File:					
Date:	Wednesday, April 16, 2025			Rev:	V1.0
Designed by:	Wesley Huang	Reviewed by:	<Checker>	Sheet:	11 of 99


RK3576_0(MIPI DCPHY)



Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

RK3576_P(MIPI DPHY CSI RX)






Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

RK3576_Q(HDMI/eDP)

Note:
U1000-Q2-1 supports up to 4Kx2K@120Hz

HDMI TX/eDP Combo Phy
eDP .V1.3 5.4Gbps




Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Rockchip Electronics Co., Ltd				
Project:				
File:				
Date:	Wednesday, April 16, 2025	Rev:	V1.0	
Designed by:	Wesley Hard	Reviewed by:	<Checker>	Sheet: 11 of 99

RK3576_N (PCIe/SATA/USB3)



Note!!

If the PCI-E or SATA1 function of Combo PHY1 is selected, the USB2 PHY function cannot be used.

Note:


Caps of between dashed red lines and U1000 should be placed under the U1000 package.

Other caps should be placed close to the U1000 package


PCIe Port1

L: PCIe Slot;


RK3576_F (VCCI02)




RK3576_G (VCCI03)




RK3576_J (VCCI06)








U1000-H
VCCI04 Domain
Operating Voltage=1.8V/3.3V




eMMC FLASH









```

GMAC0_TX00_0_0
GMAC0_TX01_0_0
GMAC0_TX02_0_0
GMAC0_TX03_0_0
GMAC0_TX07_0_0
GMAC0_TX22_K_0_0


GMAC0_RXD0_0_0
GMAC0_RXD1_0_0
GMAC0_RXD2_0_0
GMAC0_RXD3_0_0
GMAC0_RXCTL_0_0
GMAC0_RXCLK_0_0

ETH_CLK0_25M_OUT_0_0
GMAC0_MCLKINOUT_0_0
GMAC0_MPC_0_0
GMAC0_MDIO_0_0
GMAC0_RSTN_0_0

```


RK SOC clock	
mode	recommended
RK3576	mode1,mode2

Giga PHY clock mode selected			
Clock mode	Option1	Option2	Option3
mode1	No	Yes	No
mode2	Yes	No	No
mode3	Yes	No	Yes




Close to PHY

PHY	R6745	22RR0402	GMAC0_RXD3_M0
PHY0_RXCLK/PHYAD1	R6744	22RR0402	GMAC0_RXCLK_M0
PHY0_RXDV/PHYAD2	R6745	22RR0402	GMAC0_RXCTI_M0





RGMI1 Power Source	CFG_EXT	CFG_LD0[1:0]	PHY0_LD0
External 1.3V	1'b1	2'b00	String 510R to GND
External 1.8V	1'b1	2'b10	String 510R to VCC3V3_PHY
Internal 1.8V (default)	1'b0	2'b10	String 510R to VCC3V3_PHY

	Pull-up to disable PLL @ ALDPS mode(Low power mode)
	Pull-up for additional 2ns delay to RXC for data latching
	Pull-up for additional 2ns delay to TXC for data latching
	PHY Address Config







PHYRSTB is 3.3V IO



Rockchip Electronics Co., Ltd







Project:					
File:					
Date:	Wednesday, March 26, 2025			Rev:	V1.3
Designed by:	Wesley Huang	Reviewed by:	<Checker>	Sheet:	11 of 99








USB POWER












DRAWN: <Drawn By>		DATED: <Drawn Date>		<Title>			A
CHECKED: <Checked By>	DATED: <Checked Date>	CODE:	SIZE:				
QUALITY CONTROL: <QC By>	DATED: <QC Date>	<Code>	Drawing Number			Revision	
RELEASED: <Released By>	DATED: <Release Date>	<Scale>	SHEET: 24 OF 27				







Heatsink



Mark



Hole

