



TLV62565: Startup voltage behavior

- After startup delay, V_{ref} starts to rise, and the converter also start switching
- The high-side and low-side FETs turns for *one cycle* to charge the output, then it stops because V_{fb} is now greater than V_{ref}
- Once V_{ref} reached the same level of V_{fb} , the high-side, and low-side FETs will start switching again
- This event will continue until V_{out} reached the regulation level



TLV62568/69: Startup voltage behavior

- Similar to TLV62565, the V_{ref} starts rise after startup delay
- Instead of a single pulse to charge the output, it generates multiple pulses causing the output voltage to rise significantly and way above the V_{ref}
- It takes a while for the V_{ref} to reach the same level of V_{fb} , which causes a plateau in the output voltage
- In the succeeding switching cycles, the no. of pulses are fewer that lead to linear rise output voltage until it reached the regulation level
- Because the high voltage step occurs at initial V_{out} ramp only, the system load will have a stable supply once it is ready to turn-on



TLV62568: Sample startup waveform

- Test condition

- $V_{in} = 3.3V$
- $V_{out} = 0.6V$; $I_{out} = 0A$

