

# High-Efficiency 30-A Synchronous Buck Converter with Eco-mode™

#### **FEATURES**

- 96% Maximum Efficiency
- Conversion Input Voltage Range: 1.5 V to 15 V
- VDD Input Voltage Range: 4.5 V to 25 V
- Output Voltage Range: 0.6 V to 5.5 V
- 5-V LDO Output
- Supports Single Rail Input
- Integrated Power MOSFETs with 30-A of Continuous Output Current
- Auto-Skip Eco-mode<sup>™</sup> for Light-Load Efficiency
- <10 μA Shut Down Current
- D-CAP™ Mode with Fast Transient Response
- Selectable Switching Frequency from 250 kHz to 1 MHz with External Resistor
- Selectable Auto-Skip or PWM-Only Operation
- Built-in 1% 0.6-V Reference.
- 0.7-ms, 1.4-ms, 2.8-ms and 5.6-ms Selectable Internal Voltage Servo Soft-Start
- Integrated Boost Switch
- Pre-Charged Start-up Capability
- Adjustable Overcurrent Limit with Thermal Compensation
- Overvoltage, Undervoltage, UVLO and Over-Temperature Protection
- Supports All Ceramic Output Capacitors
- Open-Drain Power Good Indication

- Incorporates NexFET<sup>™</sup> Power Block Technology
- 22-pin QFN Package with PowerPAD™

#### **APPLICATIONS**

- Server/Storage
- · Workstations and Desktops
- · Telecommunications Infrastructure

#### DESCRIPTION


TPS53355A is a D-CAP™ mode, 30-A synchronous switcher with integrated MOSFETs. It is designed for ease of use, low external component count, and space-conscious power systems.

This device features 5 m $\Omega/2.0$  m $\Omega$  integrated MOSFETs, accurate 1%, 0.6-V reference, and integrated boost switch. A sample of competitive features include: 1.5-V to 15-V wide conversion input voltage range, very low external component count, D-CAP<sup>TM</sup> mode control for super fast transient, autoskip mode operation, internal soft-start control, selectable frequency, and no need for compensation.

The conversion input voltage ranges from 1.5 V to 15 V, the supply voltage range is from 4.5 V to 25 V, and the output voltage range is from 0.6 V to 5.5 V.

The device is available in 5 mm x 6 mm, 22-pin QFN package and is specified from -40°C to 85°C.

#### TYPICAL APPLICATION



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Eco-mode. NexFET. PowerPAD are trademarks of Texas Instruments.

SLUSBN4 – SEPTEMBER 2013 www.ti.com





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **ABSOLUTE MAXIMUM RATINGS**(1)

			VALU	JE	UNIT	
			MIN	MIN MAX		
	n) NIV	nain supply)	-0.3	25		
	VDD		-0.3	28		
Input voltage range	VBST		-0.3	32	V	
	VBST	(with respect to LL)	-0.3	7		
	EN, T	RIP, VFB, RF, MODE	-0.3	7		
		DC	-2	25		
Output valtage renge	LL	Pulse < 20ns, E=5 μJ	-7	27	V	
Output voltage range	PGO	DD, VREG	-0.3	7	V	
	GND		-0.3	0.3		
Source/Sink current	VBST		50		mA	
Operating free-air temper	ature,	А	-40	85		
Storage temperature range, T <sub>stg</sub>			-55	150	°C	
Junction temperature range, T <sub>J</sub>			-40	150	C	
Lead temperature 1,6 mn	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds					

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# THERMAL INFORMATION

	THERMAL METRIC <sup>(1)</sup>	TPS53355A	LINUTO
	THERMAL METRIC"	DQP (22 PINS)	UNITS
$\theta_{JA}$	Junction-to-ambient thermal resistance	27.2	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	17.1	
$\theta_{JB}$	Junction-to-board thermal resistance	5.9	°C ///
ΨЈТ	Junction-to-top characterization parameter	8.0	°C/W
ΨЈВ	Junction-to-board characterization parameter	5.8	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	1.2	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

			VALUE	UNIT	
		N	MIN MAX		
	VIN (main supply)		1.5 15		
	VDD		4.5 25		
Input voltage range	VBST		4.5 28	V	
	VBST(with respect to LL)		4.5 6.5		
	EN, TRIP, VFB, RF, MODE	_	0.1 6.5		
Output voltage range	LL		-1 22	V	
	PGOOD, VREG	-	0.1 6.5		
Junction temperature range,	Junction temperature range, T <sub>J</sub> –4		40 125	°C	

# **ELECTRICAL CHARACTERISTICS**

Over recommended free-air temperature range,  $V_{VDD}$ =12 V (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY C	URRENT					
V <sub>VIN</sub>	VIN pin power conversion input voltage		1.5		15	V
$V_{VDD}$	Supply input voltage		4.5		25.0	V
I <sub>VIN(leak)</sub>	VIN pin leakage current	V <sub>EN</sub> = 0 V			1	μΑ
I <sub>VDD</sub>	VDD supply current	$T_A = 25$ °C, No load, $V_{EN} = 5$ V, $V_{VFB} = 0.630$ V		420	590	μA
I <sub>VDDSDN</sub>	VDD shutdown current	T <sub>A</sub> = 25°C, No load, V <sub>EN</sub> = 0 V			10	μA
INTERNAL	. REFERENCE VOLTAGE	•	•			-
$V_{VFB}$	VFB regulation voltage	CCM condition <sup>(1)</sup>		0.600		V
		T <sub>A</sub> = 25°C	0.597	0.600	0.603	
$V_{VFB}$	VFB regulation voltage	0°C ≤ T <sub>A</sub> ≤ 85°C	0.5952	0.600	0.6048	V
		-40°C ≤ T <sub>A</sub> ≤ 85°C	0.594	0.600	0.606	
I <sub>VFB</sub>	VFB input current	V <sub>VFB</sub> = 0.630 V, T <sub>A</sub> = 25°C		0.01	0.20	μΑ
LDO OUTF	PUT		•			
$V_{VREG}$	LDO output voltage	0 mA ≤ I <sub>VREG</sub> ≤ 30 mA	4.77	5.00	5.36	V
I <sub>VREG</sub>	LDO output current <sup>(1)</sup>	Maximum current allowed from LDO			30	mA
$V_{DO}$	Low drop out voltage	V <sub>VDD</sub> = 4.5 V, I <sub>VREG</sub> = 30 mA			230	mV
BOOT STR	RAP SWITCH		•			
V <sub>FBST</sub>	Forward voltage	V <sub>VREG-VBST</sub> , I <sub>F</sub> = 10 mA, T <sub>A</sub> = 25°C		0.1	0.2	V
I <sub>VBSTLK</sub>	VBST leakage current	V <sub>VBST</sub> = 23 V, V <sub>SW</sub> = 17 V, T <sub>A</sub> = 25°C		0.01	1.50	μA
DUTY AND	FREQUENCY CONTROL					
t <sub>OFF(min)</sub>	Minimum off time	T <sub>A</sub> = 25°C	150	260	400	ns
t <sub>ON(min)</sub>	Minimum on time	$V_{IN} = 17 \text{ V}, V_{OUT} = 0.6 \text{ V}, R_{RF} = 39 \text{ k}\Omega,$ $T_A = 25 \text{ °C}^{(1)}$		35		ns
SOFT STA	RT					
		$R_{MODE} = 39 \text{ k}\Omega$		0.7		-
	Internal soft-start time from	$R_{MODE} = 100 \text{ k}\Omega$		1.4		
$t_{SS}$	$V_{OUT} = 0 V $ to 95% of $V_{OUT}$	$R_{MODE} = 200 \text{ k}\Omega$	2.8			ms
		$R_{MODE} = 470 \text{ k}\Omega$	5.6			
INTERNAL	. MOSFETS					
R <sub>DS(on)H</sub>	High-side MOSFET on-resistance	T <sub>A</sub> = 25°C		5.0		mΩ
R <sub>DS(on)L</sub>	Low-side MOSFET on-resistance	T <sub>A</sub> = 25°C		2.0		mΩ

<sup>(1)</sup> Ensured by design. Not production tested.

SLUSBN4-SEPTEMBER 2013 www.ti.com



#### **ELECTRICAL CHARACTERISTICS**


Over recommended free-air temperature range, V<sub>VDD</sub>=12 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
POWERG	OOD							
		PG in from lower	92.5%	95.0%	98.5%			
$V_{THPG}$	PG threshold	PG in from higher	107.5%	110.0%	112.5%			
		PG hysteresis	2.5%	5.0%	7.5%			
R <sub>PG</sub>	PG transistor on-resistance		15	30	55	Ω		
t <sub>PGDEL</sub>	PG delay	Delay for PG in	0.8	1	1.2	ms		
LOGIC TH	RESHOLD AND SETTING CONDITION	IS	<u>'</u>					
.,		Enable	1.8					
$V_{EN}$	EN Voltage	Disable			0.6	V		
I <sub>EN</sub>	EN Input current	V <sub>EN</sub> = 5 V			1.0	μΑ		
		$R_{RF} = 0 \Omega \text{ to GND, } T_A = 25^{\circ}C^{(1)}$	200	250	300			
		$R_{RF} = 187 \text{ k}\Omega \text{ to GND, } T_A = 25^{\circ}\text{C}^{(1)}$	250	300	350			
		$R_{RF} = 619 \text{ k}\Omega$ , to GND, $T_A = 25^{\circ}\text{C}^{(1)}$	350	400	450			
		R <sub>RF</sub> = Open, T <sub>A</sub> = 25°C <sup>(1)</sup>	450	500	550			
$f_{SW}$	Switching frequency	$R_{RF} = 866 \text{ k}\Omega \text{ to VREG, } T_A = 25^{\circ}\text{C}^{(1)}$	580	650	720	kHz		
		$R_{RF} = 309 \text{ k}\Omega \text{ to VREG, } T_A = 25^{\circ}\text{C}^{(1)}$	670	750	820	1		
		$R_{RF} = 124 \text{ k}\Omega \text{ to VREG, } T_A = 25^{\circ}\text{C}^{(1)}$	770	850	930			
		$R_{RF} = 0 \Omega$ to VREG, $T_A = 25^{\circ}C^{(1)}$	880	970	1070			
PROTECT	ION: CURRENT SENSE	1 17						
I <sub>TRIP</sub>	TRIP source current	V <sub>TRIP</sub> = 1 V, T <sub>A</sub> = 25°C	9.4	10.0	10.6	μΑ		
TC <sub>ITRIP</sub>	TRIP current temperature coeffficient	On the basis of 25°C <sup>(2)</sup>		4700		ppm/°C		
$V_{TRIP}$	Current limit threshold setting range	V <sub>TRIP-GND</sub>	0.4		2.4	V		
		V <sub>TRIP</sub> = 2.4 V	68.5	75.0	81.5			
$V_{OCL}$	Current limit threshold	V <sub>TRIP</sub> = 0.4	7.5	12.5	17.5	mV		
		V <sub>TRIP</sub> = 2.4 V	-315	-300	-285	mV		
$V_{OCLN}$	Negative current limit threshold	V <sub>TRIP</sub> = 0.4 V	-58	-50	-42			
V <sub>AZCADJ</sub>	Auto zero cross adjustable range	Positive	3	15				
		Negative		-15	-3	mV		
PROTECT	ION: UVP and OVP					I		
V <sub>OVP</sub>	OVP trip threshold	OVP detect	115%	120%	125%			
t <sub>OVPDEL</sub>	OVP proprogation delay	VFB delay with 50-mV overdrive		1		μs		
V <sub>UVP</sub>	Output UVP trip threshold	UVP detect	65%	70%	75%	·		
t <sub>UVPDEL</sub>	Output UVP proprogation delay		0.8	1.0	1.2	ms		
t <sub>UVPEN</sub>	Output UVP enable delay	From enable to UVP workable	1.8	2.6	3.2	ms		
UVLO	•		<u> </u>			1		
.,		Wake up	4.00	4.20	4.33			
$V_{UVVREG}$	VREG UVLO threshold	Hysteresis 0.25				V		
THERMAL	. SHUTDOWN	1 -				I		
		Shutdown temperature (2)		145				
$T_{SDN}$	Thermal shutdown threshold	Hysteresis <sup>(2)</sup>		10		°C		

<sup>(1)</sup> Not production tested. Test condition is  $V_{IN}$ = 12 V,  $V_{OUT}$ = 1.1 V,  $I_{OUT}$  = 10 A using application circuit shown in Figure 1. (2) Ensured by design. Not production tested.

# **DEVICE INFORMATION**

#### DQP Package (Top View)



(1) N/C = no connection


# **PIN FUNCTIONS**

PIN		I/O/P <sup>(1)</sup>	DESCRIPTION				
NAME	NO.	1/0/P	DESCRIPTION				
EN	2	I	Enable pin.Typical turn-on threshold voltage is 1.2 V. Typical turn-off threshold is 0.95 V.				
GND		G	Ground and thermal pad of the device. Use proper number of vias to connect to ground plane.				
	6						
	7						
LL	8	В	Output of converted power. Connect this pin to the output Inductor.				
	9	Ь	Output of converted power. Connect this pin to the output madetor.				
	10						
	11						
MODE	20	1	Soft-start and Skip/CCM selection. Connect a resistor to select soft-start time using Table 1. The soft-start time is detected and stored into internal register during start-up.				
N/C	5		No connect.				
PGOOD	3	0	Open drain power good flag. Provides 1-ms start-up delay after VFB falls in specified limits. When VFB goes out of the specified limits PGOOD goes low after a 2-µs delay.				
RF	22	I	Switching frequency selection. Connect a resistor to GND or VREG to select switching frequency using Table 2. The switching frequency is detected and stored during the startup.				
TRIP	21	I	OCL detection threshold setting pin. $I_{TRIP}$ = 10 $\mu$ A at room temperature, 4700 ppm/°C current is sourced and set the OCL trip voltage as follows.				
			$V_{OCL}=V_{TRIP}/32$ $(V_{TRIP} \le 2.4 \text{ V}, V_{OCL} \le 75 \text{ mV})$				
VBST	4	Р	Supply input for high-side FET gate driver (boost terminal). Connect capacitor from this pin to LL node. Internally connected to VREG via bootstrap MOSFET switch.				
VDD	19	Р	Controller power supply input. VDD input voltage range is from 4.5 V to 25 V.				
VFB	1	I	Output feedback input. Connect this pin to Vout through a resistor divider.				
	12						
	13						
VINI	14	Р	Conversion never input VINI input veltage range is from 4.5.V to 45.V				
VIN	15	P	Conversion power input. VIN input voltage range is from 1.5 V to 15 V.				
	16						
	17						
VREG	18	Р	5-V low drop out (LDO) output. Supplies the internal analog circuitry and driver circuitry.				

(1) I=Input, O=Output, B=Bidirectional, P=Supply, G=Ground



## **BLOCK DIAGRAM**



#### **NOTE**

The thresholds in this block diagram are typical values. Refer to the ELECTRICAL CHARACTERISTICS table for threshold limits.



#### **APPLICATION CIRCUIT DIAGRAM**




Figure 1. Typical Application Circuit Diagram




Figure 2. Typical Application Circuit Diagram with Ceramic Output Capacitors



#### **TYPICAL CHARACTERISTICS**





Figure 3. VDD Supply Current vs. Junction Temperature



Junction Temperature (°C)
Figure 5. TRIP Pin Current vs. Junction Temperature




Figure 7. Switching Frequency vs. Output Current




Figure 4. VDD Shutdown Current vs. Junction Temperature




Figure 6. OVP/UVP Trip Threshold vs. Junction Temperature




Figure 8. Switching Frequency vs. Output Current





SLUSBN4-SEPTEMBER 2013 www.ti.com







Figure 9. Switching Frequency vs. Output Current






Figure 11. Switching Frequency vs. Output Voltage




Figure 12. Output Voltage vs. Output Current




Figure 13. Output Voltage vs. Input Voltage




Figure 14. Efficiency vs Output Current

SLUSBN4 – SEPTEMBER 2013 www.ti.com

# TEXAS INSTRUMENTS

#### TYPICAL CHARACTERISTICS

For  $V_{OUT} = 5$  V, a SC5026-1R0 inductor is used. For  $1 \le V_{OUT} \le 3.3$  V, a PA0513.441 inductor is used.




Figure 15. Efficiency vs Output Current




Figure 16. Efficiency vs Output Current




Figure 17. Efficiency vs Output Current




Figure 18. Efficiency vs Output Current




Figure 19. Efficiency vs Output Current





Figure 20. Efficiency vs Output Current



#### TYPICAL CHARACTERISTICS



Time (1 ms/div)
Figure 21. Start-Up Waveforms

Figure 22. Pre-Bias Start-Up Waveforms





Figure 23. Shutdown Waveforms

Figure 24. UVLO Start-Up Waveforms



I<sub>L</sub> (5 A/div)



 $\label{eq:figure 25} \text{Time (2 } \mu\text{s/div)}$  Figure 25. 1.1-V Output FCCM Mode Steady-State Operation

 $\label{eq:Time of Time (1 $\mu$s/div)}$  Figure 26. 1.1-V Output Skip Mode Steady-State Operation





Figure 27. CCM to DCM Transition Waveforms

Figure 28. DCM to CCM Transition Waveforms







Time (100  $\mu s/div$ ) Figure 29. FCCM Load Transient

Figure 30. Skip Mode Load Transeint

Time (100  $\mu$ s/div)






Figure 31. Overcurrent Protection Waveforms

Figure 32. Output Short Circuit Protection Waveforms





Time (1 s/div)
Figure 33. Over-temperature Protection Waveforms






Figure 35. Safe Operating Area

#### **APPLICATION INFORMATION**

## **General Description**

The TPS53355A is a high-efficiency, single channel, synchronous buck converter suitable for low output voltage point-of-load applications in computing and similar digital consumer applications. The device features proprietary D-CAP™ mode control combined with an adaptive on-time architecture. This combination is ideal for building modern low duty ratio, ultra-fast load step response DC-DC converters. The output voltage ranges from 0.6 V to 5.5 V. The conversion input voltage range is from 1.5 V up to 15 V and the VDD bias voltage is from 4.5 V to 25 V. The D-CAP™ mode uses the equivalent series resistance (ESR) of the output capacitor(s) to sense the device current . One advantage of this control scheme is that it does not require an external phase compensation network. This allows a simple design with a low external component count. Eight preset switching frequency values can be chosen using a resistor connected from the RF pin to ground or VREG. Adaptive on-time control tracks the preset switching frequency over a wide input and output voltage range while allowing the switching frequency to increase at the step-up of the load.

The TPS53355A has a MODE pin to select between auto-skip mode and forced continuous conduction mode (FCCM) for light load conditions. The MODE pin also sets the selectable soft-start time ranging from 0.7 ms to 5.6 ms as shown in Table 1.

#### **Enable, Soft Start, and Mode Selection**

When the EN pin voltage rises above the enable threshold voltage (typically 1.2 V), the controller enters its start-up sequence. The internal LDO regulator starts immediately and regulates to 5 V at the VREG pin. The controller then uses the first 250 µs to calibrate the switching frequency setting resistance attached to the RF pin and stores the switching frequency code in internal registers. During this period, the MODE pin also senses the resistance attached to this pin and determines the soft-start time. Switching is inhibited during this phase. In the second phase, an internal DAC starts ramping up the reference voltage from 0 V to 0.6 V. Depending on the MODE pin setting, the ramping up time varies from 0.7 ms to 5.6 ms. Smooth and constant ramp-up of the output voltage is maintained during start-up regardless of load current.

MODE SELECTION	ACTION	SOFT-START TIME (ms)	R <sub>MODE</sub> (kΩ)
		0.7	39
Auta Chia	Dull davis to CND	1.4	100
Auto Skip	Pull down to GND	2.8	200
		5.6	475
		0.7	39
Forced CCM <sup>(1)</sup>	Commont to DCCCD	1.4	100
Forced CCIVICT	Connect to PGOOD	2.8	200
		5.6	475

Table 1. Soft-Start and MODE Settings

After soft-start begins, the MODE pin becomes the input of an internal comparator which determines auto skip or FCCM mode operation. If MODE voltage is higher than 1.3 V, the converter enters into FCCM mode. Otherwise it will be in auto skip mode at light load condition. Typically, when FCCM mode is selected, the MODE pin is connected to PGOOD through the  $R_{\text{MODE}}$  resistor, so that before PGOOD goes high the converter remains in auto skip mode.

<sup>(1)</sup> Device enters FCCM after the PGOOD pin goes high when MODE is connected to PGOOD through the resistor  $R_{\text{MODE}}$ .



# Adaptive On-Time D-CAP™ Control and Frequency Selection

The TPS53355A does not have a dedicated oscillator to determine switching frequency. However, the device operates with pseudo-constant frequency by feed-forwarding the input and output voltages into the on-time one-shot timer. The adaptive on-time control adjusts the on-time to be inversely proportional to the input voltage and proportional to the output voltage ( $t_{ON} \propto V_{OUT}/V_{IN}$ ).

This makes the switching frequency fairly constant in steady state conditions over a wide input voltage range. The switching frequency is selectable from eight preset values by a resistor connected between the RF pin and GND or between the RF pin and the VREG pin as shown in Table 2. (Maintaining open resistance sets the switching frequency to 500 kHz.)

	SISTOR (R <sub>RF</sub> ) DNNECTIONS	SWITCHING FREQUENCY
VALUE (kΩ)	CONNECT TO	(f <sub>SW</sub> ) (kHz)
0	GND	250
187	GND	300
619	GND	400
OPEN	n/a	500
866	VREG	650
309	VREG	750
124	VREG	850
0	VREG	970

Table 2. Resistor and Switching Frequency

The off-time is modulated by a PWM comparator. The VFB node voltage (the mid-point of resistor divider) is compared to the internal 0.6-V reference voltage added with a ramp signal. When both signals match, the PWM comparator asserts a set signal to terminate the off time (turn off the low-side MOSFET and turn on high-side MOSFET). The set signal is valid if the inductor current level is below the OCP threshold, otherwise the off time is extended until the current level falls below the threshold.

Figure 36 and Figure 37 show two on-time control schemes.




Figure 36. On-Time Control Without Ramp Compensation




Figure 37. On-Time Control With Ramp Compensation

## Ramp Signal

The TPS53355A adds a ramp signal to the 0.6-V reference in order to improve jitter performance. As described in the previous section, the feedback voltage is compared with the reference information to keep the output voltage in regulation. By adding a small ramp signal to the reference, the signal-to-noise ratio at the onset of a new switching cycle is improved. Therefore the operation becomes less jittery and more stable. The ramp signal is controlled to start with –7 mV at the beginning of an on-cycle and becomes 0 mV at the end of an off-cycle in steady state.

During skip mode operation, under discontinuous conduction mode (DCM), the switching frequency is lower than the nominal frequency and the off-time is longer than the off-time in CCM. Because of the longer off-time, the ramp signal extends after crossing 0 mV. However, it is clamped at 3 mV to minimize the DC offset.

# Auto-Skip Eco-mode™ Light Load Operation

While the MODE pin is pulled low via  $R_{MODE}$ , TPS53355A automatically reduces the switching frequency at light load conditions to maintain high efficiency. Detailed operation is described as follows. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to the point that its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The synchronous MOSFET is turned off when this zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode (DCM). The on-time is kept almost the same as it was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. The transition point to the light-load operation  $I_{OUT(LL)}$  (i.e., the threshold between continuous and discontinuous conduction mode) can be calculated as shown in Equation 1.

$$I_{OUT\left(LL\right)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}$$

where

Switching frequency versus output current in the light load condition is a function of L,  $V_{IN}$  and  $V_{OUT}$ , but it decreases almost proportionally to the output current from the  $I_{OUT(LL)}$  given in Equation 1. For example, it is 60 kHz at  $I_{OUT(LL)}$ /5 if the frequency setting is 300 kHz.

# **Adaptive Zero Crossing**

The TPS53355A has an adaptive zero crossing circuit which performs optimization of the zero inductor current detection at skip mode operation. This function pursues ideal low-side MOSFET turning off timing and compensates inherent offset voltage of the Z-C comparator and delay time of the Z-C detection circuit. It prevents SW-node swing-up caused by too late detection and minimizes diode conduction period caused by too early detection. As a result, better light load efficiency is delivered.

#### **Forced Continuous Conduction Mode**

When the MODE pin is tied to PGOOD through a resistor, the controller keeps continuous conduction mode (CCM) in light load condition. In this mode, switching frequency is kept almost constant over the entire load range which is suitable for applications need tight control of the switching frequency at a cost of lower efficiency.

#### **Power-Good**

The TPS53355A has power-good output that indicates high when switcher output is within the target. The power-good function is activated after soft-start has finished. If the output voltage becomes within +10% and -5% of the target value, internal comparators detect power-good state and the power-good signal becomes high after a 1-ms internal delay. If the output voltage goes outside of +15% or -10% of the target value, the power-good signal becomes low after two microsecond (2-μs) internal delay. The power-good output is an open drain output and must be pulled up externally.

The power-good MOSFET is powered through the VDD pin.  $V_{VDD}$  must be >1 V in order to have a valid power-good logic. It is recommended to pull PGOOD up to VREG (or a voltage divided from VREG) so that the power-good logic is still valid even without VDD supply.

(1)

SLUSBN4 – SEPTEMBER 2013 www.ti.com



#### **Current Sense, Overcurrent and Short Circuit Protection**

TPS53355A has cycle-by-cycle overcurrent limiting control. The inductor current is monitored during the *OFF* state and the controller maintains the *OFF* state during the period in that the inductor current is larger than the overcurrent trip level. In order to provide both good accuracy and cost effective solution, TPS53355A supports temperature compensated MOSFET  $R_{DS(on)}$  sensing. The TRIP pin should be connected to GND through the trip voltage setting resistor,  $R_{TRIP}$ . The TRIP terminal sources current ( $I_{TRIP}$ ) which is 10  $\mu$ A typically at room temperature, and the trip level is set to the OCL trip voltage  $V_{TRIP}$  as shown in Equation 2.

$$V_{TRIP}(mV) = R_{TRIP}(k\Omega) \times I_{TRIP}(\mu A)$$
(2)

The inductor current is monitored by the LL pin. The GND pin is used as the positive current sensing node and the LL pin is used as the negative current sense node. The trip current, I<sub>TRIP</sub> has 4700ppm/°C temperature slope to compensate the temperature dependency of the R<sub>DS(on)</sub>.

As the comparison is made during the *OFF* state,  $V_{TRIP}$  sets the valley level of the inductor current. Thus, the load current at the overcurrent threshold,  $I_{OCP}$ , can be calculated as shown in Equation 3.

$$I_{OCP} = \frac{V_{TRIP}}{\left(32 \times R_{DS(on)}\right)} + \frac{I_{IND(ripple)}}{2} = \frac{V_{TRIP}}{\left(32 \times R_{DS(on)}\right)} + \frac{1}{2 \times L \times f_{SW}} \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}$$

$$\tag{3}$$

In an overcurrent or short circuit condition, the current to the load exceeds the current to the output capacitor thus the output voltage tends to decrease. Eventually, it crosses the undervoltage protection threshold and shuts down. After a hiccup delay (16 ms with 0.7 ms sort-start), the controller restarts. If the overcurrent condition remains, the procedure is repeated and the device enters hiccup mode.

#### Overvoltage and Undervoltage Protection

TPS53355A monitors a resistor divided feedback voltage to detect over and under voltage. When the feedback voltage becomes lower than 70% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 1ms, TPS53355A latches OFF both high-side and low-side MOSFETs drivers. The controller restarts after a hiccup delay (16 ms with 0.7 ms soft-start). This function is enabled 1.5-ms after the soft-start is completed.

When the feedback voltage becomes higher than 120% of the target voltage, the OVP comparator output goes high and the circuit latches OFF the high-side MOSFET driver and latches ON the low-side MOSFET driver. The output voltage decreases. If the output voltage reaches UV threshold, then both high-side MOSFET and low-side MOSFET driver will be OFF and the device restarts after a hiccup delay. If the OV condition remains, both high-side MOSFET and low-side MOSFET driver remains OFF until the OV condition is removed.

#### **UVLO Protection**

The TPS53355A uses VREG undervoltage lockout protection (UVLO). When the VREG voltage is lower than 3.95 V, the device shuts off. When the VREG voltage is higher than 4.2 V, the device restarts. This is a non-latch protection.

#### **Thermal Shutdown**

TPS53355A monitors the temperature of itself. If the temperature exceeds the threshold value (typically 145°C), TPS53355A is shut off. When the temperature falls about 10°C below the threshold value, the device will turn back on. This is a non-latch protection.



## **Small Signal Model**

From small-signal loop analysis, a buck converter using D-CAP™ mode can be simplified as shown in Figure 38.




Figure 38. Simplified Modulator Model

The output voltage is compared with the internal reference voltage (ramp signal is ignored here for simplicity). The PWM comparator determines the timing to turn on the high-side MOSFET. The gain and speed of the comparator can be assumed high enough to keep the voltage at the beginning of each on cycle substantially constant.

$$H(s) = \frac{1}{s \times ESR \times C_{OUT}}$$
(4)

For loop stability, the 0-dB frequency,  $f_0$ , defined below need to be lower than 1/4 of the switching frequency.

$$f_0 = \frac{1}{2\pi \times ESR \times C_{OUT}} \le \frac{I_{SW}}{4}$$
 (5)

According to the equation above, the loop stability of D-CAP<sup>TM</sup> mode modulator is mainly determined by the capacitor's chemistry. For example, specialty polymer capacitors (SP-CAP) have an output capacitance in the order of several 100  $\mu$ F and ESR in range of 10 m $\Omega$ . These makes  $f_0$  on the order of 100 kHz or less, creating a stable loop. However, ceramic capacitors have an  $f_0$  at more than 700 kHz, and need special care when used with this modulator. An application circuit for ceramic capacitor is described in the External Component Selection Using All Ceramic Output Capacitors section.

SLUSBN4 – SEPTEMBER 2013 www.ti.com

# TEXAS INSTRUMENTS

#### **External Component Selection**

The external components selection is a simple process when using organic semiconductors or special polymer output capacitors.

#### 1. SELECT OPERATION MODE AND SOFT-START TIME

Select operation mode and soft-start time using Table 1.

#### 2. SELECT SWITCHING FREQUENCY

Select the switching frequency from 250 kHz to 1 MHz using Table 2.

# 3. CHOOSE THE INDUCTOR

The inductance value should be determined to give the ripple current of approximately 1/4 to 1/2 of maximum output current. Larger ripple current increases output ripple voltage and improves signal-to-noise ratio and helps ensure stable operation, but increases inductor core loss. Using 1/3 ripple current to maximum output current ratio, the inductance can be determined by Equation 6.

$$L = \frac{1}{I_{IND(ripple)} \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}} = \frac{3}{I_{OUT(max)} \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}}$$
(6)

The inductor requires a low DCR to achieve good efficiency. It also requires enough room above peak inductor current before saturation. The peak inductor current can be estimated in Equation 7.

$$I_{IND(peak)} = \frac{V_{TRIP}}{32 \times R_{DS(on)}} + \frac{1}{L \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}}$$
(7)

## 4. CHOOSE THE OUTPUT CAPACITOR(S)

When organic semiconductor capacitor(s) or specialty polymer capacitor(s) are used, for loop stability, capacitance and ESR should satisfy Equation 5. For jitter performance, Equation 8 is a good starting point to determine ESR

$$\text{ESR} = \frac{\text{V}_{\text{OUT}} \times 10\,\text{mV} \times (1-D)}{0.6\,\text{V} \times \text{I}_{\text{IND(ripple)}}} = \frac{10\,\text{mV} \times \text{L} \times \text{f}_{\text{SW}}}{0.6\,\text{V}} = \frac{\text{L} \times \text{f}_{\text{SW}}}{60} \big(\Omega\big)$$

where

- D is the duty factor.
- The required output ripple slope is approximately 10 mV per t<sub>SW</sub> (switching period) in terms of VFB terminal voltage.

#### 5. DETERMINE THE VALUE OF R1 AND R2

The output voltage is programmed by the voltage-divider resistor, R1 and R2 shown in Figure 38. R1 is connected between VFB pin and the output, and R2 is connected between the VFB pin and GND. Recommended R2 value is from 1 k $\Omega$  to 20 k $\Omega$ . Determine R1 using Equation 9.

$$R1 = \frac{V_{OUT} - \frac{I_{IND(ripple)} \times ESR}{2} - 0.6}{0.6} \times R2$$
(9)



#### CHOOSE THE OVERCURRENT SETTING RESISTOR

The overcurrent setting resistor, R<sub>TRIP</sub>, can be determined by Equation 10.

$$R_{TRIP}(k\Omega) = \frac{\left(I_{OCP} - \left(\frac{1}{2 \times L \times f_{SW}}\right) \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}\right) \times 32 \times R_{DS(on)}\left(m\Omega\right)}{I_{TRIP}(\mu A)}$$

where

- I<sub>TRIP</sub> is the TRIP pin sourcing current (10 μA)
- R<sub>DS(on)</sub> is the thermally compensated on-time resistance value of the low-side MOSFET (10)

Use an  $R_{DS(on)}$  value of 1.5 m $\Omega$  for an overcurrent level of approximately 30 A. Use an  $R_{DS(on)}$  value of 1.7 m $\Omega$  for overcurrent level of approximately 10 A.

# **External Component Selection Using All Ceramic Output Capacitors**

When a ceramic output capacitor is used, the stability criteria in Equation 5 cannot be satisfied. The ripple injection approach as shown in Figure 2 is implemented to increase the ripple on the VFB pin and make the system stable. In addition to the selections made using steps 1 through step 6 in the External Component Selection section, the ripple injection components must be selected. The C2 value can be fixed at 1 nF. The value of C1 can be selected between 10 nF to 200 nF.

$$\frac{L \times C_{OUT}}{R7 \times C1} > N \times \frac{t_{ON}}{2}$$

where

N is also used to provide enough margin for stability. It is recommended N=2 for  $V_{OUT} \le 1.8$  V and N=4 for  $V_{OUT} \ge 3.3$  V or when L  $\le 250$  nH. The higher  $V_{OUT}$  needs a higher N value because the effective output capacitance is reduced significantly with higher DC bias. For example, a 6.3-V, 22- $\mu$ F ceramic capacitor may have only 8  $\mu$ F of effective capacitance when biased at 5 V.

Because the VFB pin voltage is regulated at the valley, the increased ripple on the VFB pin causes the increase of the VFB DC value. The AC ripple coupled to the VFB pin has two components, one coupled from SW node and the other coupled from the VOUT pin and they can be calculated using Equation 12 and Equation 13 when neglecting the output voltage ripple caused by equivalent series inductance (ESL).

$$V_{INJ\_SW} = \frac{V_{IN} - V_{OUT}}{R7 \times C1} \times \frac{D}{f_{SW}}$$
(12)

$$V_{INJ\_OUT} = ESR \times I_{IND(ripple)} + \frac{I_{IND(ripple)}}{8 \times C_{OUT} \times f_{SW}}$$
(13)

It is recommended that  $V_{INJ\_SW}$  to be less than 50 mV. If the calculated  $V_{INJ\_SW}$  is higher than 50 mV, then other parameters need to be adjusted to reduce it. For example,  $C_{OUT}$  can be increased to satisfy Equation 11 with a higher R7 value, thereby reducing  $V_{INJ\_SW}$ .

The DC voltage at the VFB pin can be calculated by Equation 14:

$$V_{VFB} = 0.6 + \frac{V_{INJ\_SW} + V_{INJ\_OUT}}{2}$$
 (14)

And the resistor divider value can be determined by Equation 15:

$$R1 = \frac{V_{OUT} - V_{VFB}}{V_{VFB}} \times R2 \tag{15}$$

SLUSBN4 – SEPTEMBER 2013 www.ti.com


## **Snubber and Bootstrap Resistor Usage Guidelines**

To optimize the switch node ringing of the TPS53355A, use a 1- $\Omega$  (0805) resistor in series with a 1000-pF (0805) capacitor between the LL pin and GND. This is an effective snubber design for this device. If further reduction of the switch node ringing is required, a bootstrap resistor with a value between 1  $\Omega$  and 3  $\Omega$  is recommended. Do not use a bootstrap resistance value of more than 5  $\Omega$  for this device.

#### **Layout Considerations**

Certain points must be considered before starting a layout work using the TPS53355A.

- The power components (including input/output capacitors, inductor and TPS53355A) should be placed on one side of the PCB (solder side). At least one inner plane should be inserted, connected to ground, in order to shield and isolate the small signal traces from noisy power lines.
- All sensitive analog traces and components such as VFB, PGOOD, TRIP, MODE and RF should be placed away from high-voltage switching nodes such as LL, VBST to avoid coupling. Use internal layer(s) as ground plane(s) and shield feedback trace from power traces and components.
- Place the VIN decoupling capacitors as close to the VIN and PGND pins as possible to minimize the input AC current loop.
- Because the TPS53355A controls output voltage referring to voltage across VOUT capacitor, the top-side
  resistor of the voltage divider should be connected to the positive node of the VOUT capacitor. The GND of
  the bottom side resistor should be connected to the GND pad of the device. The trace from these resistors to
  the VFB pin should be short and thin.
- Place the frequency setting resistor (R<sub>F</sub>), OCP setting resistor (R<sub>TRIP</sub>) and mode setting resistor (R<sub>MODE</sub>) as close to the device as possible. Use the common GND via to connect them to GND plane if applicable.
- Place the VDD and VREG decoupling capacitors as close to the device as possible. Ensure to provide GND vias for each decoupling capacitor and make the loop as small as possible.
- The PCB trace defined as switch node, which connects the LL pins and high-voltage side of the inductor, should be as short and wide as possible.
- Connect the ripple injection V<sub>OUT</sub> signal (V<sub>OUT</sub> side of the C1 capacitor in Figure 2) from the terminal of ceramic output capacitor. The AC coupling capacitor (C2 in Figure 2) should be placed near the device, and R7 and C1 can be placed near the power stage.
- Use separated vias or trace to connect LL node to snubber, boot strap capacitor and ripple injection resistor.
   Do not combine these connections.



UDG-11166



www.ti.com

GND shape VOUT shape VIN shape LL shape Bottom side component and trace 00 PGOOD 0 GND VOUT Bottom side Keep VFB trace short and components and trace away from noisy signals Bottom side components and trace

Figure 39. Layout Recommendation

To GND Plane





#### PACKAGE OPTION ADDENDUM

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Oty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Device Marking <sup>(4)(5)</sup>
TPS53355ADQPR	ACTIVE	SON	DQP	22	2500	Pb-Free (RoHS Exempt)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	53355A
TPS53355ADQPT	ACTIVE	SON	DQP	22	250	Pb-Free (RoHS Exempt)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	53355A

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE\_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (5) Multiple Device markings will be inside parentheses. Only on Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






#### TAPE AND REEL INFORMATION






A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS53355ADQPR	SON	DQP	22	2500	330.0	12.4	5.3	6.3	1.8	8.0	12.0	Q1
TPS53355ADQPT	SON	DQP	22	250	180.0	12.4	5.3	6.3	1.8	8.0	12.0	Q1





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS53355ADQPR	SON	DQP	22	2500	367.0	367.0	35.0
TPS53355ADQPT	SON	DQP	22	250	21.0	185.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.

  The Pin 1 identifiers are either a molded, marked, or metal feature.



# DQP (R-PSON-N22)


PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4211024-3/E 03/12

NOTE: All linear dimensions are in millimeters



# DQP (R-PSON-N22)

# PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>