

page
0x00

		00000000	Address : 0x00		0x00
		00000000	Default Value : 0x00		00000000
bit	default	Definition	Description	Setting	
7	0	These bits set the device page. 0d = Page 0 1d = Page 1 ... 255d = Page 255	page页选择 page0x00选择00 page0x01选择01	0	
6	0			0	
5	0			0	
4	0			0	
3	0			0	
2	0			0	
1	0			0	
0	0			0	

		00000001	Address : 0x01		0x00
		00000000	Default Value : 0x00		00000000
bit	default	Definition	Description	Setting	
7	0	Reserved		0	
6	0			0	
5	0			0	
4	0			0	
3	0			0	
2	0			0	
1	0			0	
0	0			Software reset. This bit is self-clearing. 0d = Do not reset 1d = Reset	not reset

		00000010	Address : 0x02		0x01
		00000000	Default Value : 0x00		00000001
bit	default	Definition	Description	Setting	
7	0	Reserved		0	
6	0	Reserved		0	
5	0			0	
4	0	The duration of the quick-charge for the VREF external capacitor is set using an internal series impedance of 200 Ω. 0d = VREF quick-charge duration of 3.5 ms (typical) 1d = VREF quick-charge duration of 10 ms (typical) 2d = VREF quick-charge duration of 50 ms (typical) 3d = VREF quick-charge duration of 100 ms (typical)	VREF decoupling 1uF对应延迟时间3.5ms	0	
3	0			0	
2	0	I2C broadcast addressing setting. 0d = I2C broadcast mode disabled; the I2C slave address is determined based on the ADDR pins 1d = I2C broadcast mode enabled; the I2C slave address is fixed at 1001 100	I2C地址根据pin选择	0	
1	0	Reserved		0	
0	0	Sleep mode setting. 0d = Device is in sleep mode 1d = Device is not in sleep mode	不进入sleep模式	1	

		00000101	Address : 0x05		0x05
		00000101	Default Value : 0x05		00000101
bit	default	Definition	Description	Setting	
7	0	Reserved		0	
6	0			0	
5	0			0	
4	0			0	
3	0	Shutdown configuration. 0d = DREG is powered down immediately after SHDNZ asserts 1d = DREG remains active to enable a clean shut down until a time-out is reached; after the time-out period, DREG is forced to power off 2d = DREG remains active until the device cleanly shuts down 3d = Reserved	掉电设置 (default)	0	
2	1			1	
1	0	These bits set how long DREG remains active after SHDNZ asserts. 0d = DREG remains active for 30 ms (typical) 1d = DREG remains active for 25 ms (typical) 2d = DREG remains active for 10 ms (typical) 3d = DREG remains active for 5 ms (typical)	Remain active 25ms (default)	0	
0	1			1	

		00000111	Address : 0x07		0x04
		00110000	Default Value : 0x30		00000100
bit	default	Definition	Description	Setting	
7	0	ASI protocol format. 0d = TDM mode 1d = I2S mode 2d = LJ (left-justified) mode 3d = Reserved	TDM	0	
6	0			0	
5	1	ASI word or slot length. 0d = 16 bits 1d = 20 bits 2d = 24 bits 3d = 32 bits	16bits	0	
4	1			0	
3	0	ASI FSYNC polarity. 0d = Default polarity as per standard protocol 1d = Inverted polarity with respect to standard protocol	Default polarity standard protocol	0	

2	0	ASI BCLK polarity. 0d = Default polarity as per standard protocol 1d = Inverted polarity with respect to standard protocol	Inverted polarity with respect to standard protocol	1
1	0	ASI data output (on the primary and secondary data pin) transmit edge. 0d = Default edge as per the protocol configuration setting in bit 2 (BCLK_POL) 1d = Inverted following edge (half cycle delay) with respect to the default edge setting	used as default	0
0	0	ASI data output (on the primary and secondary data pin) for any unused cycles 0d = Always transmit 0 for unused cycles 1d = Always use Hi-Z for unused cycles	used as default	0

00001000		Address : 0x08		0x01
00000000		Default Value : 0x00		00000001
bit	default	Definition	Description	Setting
7	0	ASI data output (on the primary and secondary data pin) for LSB transmissions. 0d = Transmit the LSB for a full cycle 1d = Transmit the LSB for the first half cycle and Hi-Z for the second half cycle	used as default	0
6	0	ASI data output (on the primary and secondary data pin) bus keeper. 0d = Bus keeper is always disabled 1d = Bus keeper is always enabled	used as default	0
5	0	2d = Bus keeper is enabled during LSB transmissions only for one cycle 3d = Bus keeper is enabled during LSB transmissions only for one and half cycles		0
4	0	ASI data MSB slot 0 offset (on the primary and secondary data pin). 0d = ASI data MSB location has no offset and is as per standard protocol	offset=1	0
3	0	1d = ASI data MSB location (TDM mode is slot 0 or I2S, LJ mode is the left and right slot 0) offset of one BCLK cycle with respect to standard protocol		0
2	0	2d = ASI data MSB location (TDM mode is slot 0 or I2S, LJ mode is the left and right slot 0) offset of two BCLK cycles with respect to standard protocol		0
1	0	3d to 30d = ASI data MSB location (TDM mode is slot 0 or I2S, LJ mode is the left and right slot 0) offset assigned as per configuration		0
0	0	31d = ASI data MSB location (TDM mode is slot 0 or I2S, LJ mode is the left and right slot 0) offset of 31 BCLK cycles with respect to standard protocol		1

	00001001	Address : 0x09		0x00
	00000000	Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	ASI daisy chain connection. 0d = All devices are connected in the common ASI bus 1d = All devices are daisy-chained for the ASI bus	不采用菊花链方式	0
6	0	Reserved		0
5	0	ASI bus error detection. 0d = Enable bus error detection 1d = Disable bus error detection	used as default	0
4	0	ASI bus error auto resume. 0d = Enable auto resume after bus error recovery 1d = Disable auto resume after bus error recovery and remain powered down until the host configures the device	used as default	0
3	0	Reserved		0
2	0			0
1	0			0
0	0			0

	00001011	Address : 0x0B		0x00
	00000000	Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Reserved		0
6	0	Channel 1 output line. 0d = Channel 1 output is on the ASI primary output pin (SDOUT) 1d = Channel 1 output is on the ASI secondary output pin (GPIO1 or GPOx)	通过SDOUT输出	0
5	0	Channel 1 slot assignment. 0d = TDM is slot 0 or I2S, LJ is left slot 0 1d = TDM is slot 1 or I2S, LJ is left slot 1 2d to 30d = Slot assigned as per configuration 31d = TDM is slot 31 or I2S, LJ is left slot 31 32d = TDM is slot 32 or I2S, LJ is right slot 0 33d = TDM is slot 33 or I2S, LJ is right slot 1 34d to 62d = Slot assigned as per configuration 63d = TDM is slot 63 or I2S, LJ is right slot 31	ch1=slot0	0
4	0			0
3	0			0
2	0			0
1	0			0
0	0			0

	00001100	Address : 0x0C		0x02
	00000001	Default Value : 0x01		00000010
bit	default	Definition	Description	Setting
7	0	Reserved		0
6	0	Channel 2 output line. 0d = Channel 2 output is on the ASI primary output pin (SDOUT) 1d = Channel 2 output is on the ASI secondary output pin (GPIO1 or GPOx)	通过SDOUT输出	0
5	0	Channel 2 slot assignment. 0d = TDM is slot 0 or I2S, LJ is left slot 0 1d = TDM is slot 1 or I2S, LJ is left slot 1 2d to 30d = Slot assigned as per configuration 31d = TDM is slot 31 or I2S, LJ is left slot 31 32d = TDM is slot 32 or I2S, LJ is right slot 0 33d = TDM is slot 33 or I2S, LJ is right slot 1	ch2=slot2	0
4	0			0
3	0			0
2	0			0
				0

1	0	33d = TDM is slot 33 or I2S, LJ is right slot 1 34d to 62d = Slot assigned as per configuration 63d = TDM is slot 63 or I2S, LJ is right slot 31		1
0	1			0

	00001101	Address : 0x0D	0x04
	00000010	Default Value : 0x02	00000100
bit	default	Definition	Description
7	0	Reserved	Setting
			0
6	0	Channel 3 output line. 0d = Channel 3 output is on the ASI primary output pin (SDOUT) 1d = Channel 3 output is on the ASI secondary output pin (GPIO1 or GPOx)	通过SDOUT输出
			0
5	0	Channel 3 slot assignment.	
4	0	0d = TDM is slot 0 or I2S, LJ is left slot 0 1d = TDM is slot 1 or I2S, LJ is left slot 1	0
3	0	2d to 30d = Slot assigned as per configuration	0
		31d = TDM is slot 31 or I2S, LJ is left slot 31	
2	0	32d = TDM is slot 32 or I2S, LJ is right slot 0 33d = TDM is slot 33 or I2S, LJ is right slot 1	1
1	1	34d to 62d = Slot assigned as per configuration	0
0	0	63d = TDM is slot 63 or I2S, LJ is right slot 31	0

	00001110	Address : 0x0E	0x06
	00000011	Default Value : 0x03	00000110
bit	default	Definition	Description
7	0	Reserved	Setting
			0
6	0	Channel 4 output line. 0d = Channel 4 output is on the ASI primary output pin (SDOUT) 1d = Channel 4 output is on the ASI secondary output pin (GPIO1 or GPOx)	通过SDOUT输出
			0
5	0	Channel 4 slot assignment.	
4	0	0d = TDM is slot 0 or I2S, LJ is left slot 0 1d = TDM is slot 1 or I2S, LJ is left slot 1	0
3	0	2d to 30d = Slot assigned as per configuration	0
		31d = TDM is slot 31 or I2S, LJ is left slot 31	
2	0	32d = TDM is slot 32 or I2S, LJ is right slot 0 33d = TDM is slot 33 or I2S, LJ is right slot 1	1
1	1	34d to 62d = Slot assigned as per configuration	1
0	1	63d = TDM is slot 63 or I2S, LJ is right slot 31	0

	00001111	Address : 0x0F	0x08
	00000100	Default Value : 0x04	00001000
bit	default	Definition	Description
7	0	Reserved	Setting
			0
6	0	Channel 5 output line. 0d = Channel 5 output is on the ASI primary output pin (SDOUT) 1d = Channel 5 output is on the ASI secondary output pin (GPIO1 or GPOx)	通过SDOUT输出
			0
5	0	Channel 5 slot assignment.	
4	0	0d = TDM is slot 0 or I2S, LJ is left slot 0 1d = TDM is slot 1 or I2S, LJ is left slot 1	0
3	0	2d to 30d = Slot assigned as per configuration	1
		31d = TDM is slot 31 or I2S, LJ is left slot 31	
2	1	32d = TDM is slot 32 or I2S, LJ is right slot 0 33d = TDM is slot 33 or I2S, LJ is right slot 1	0
1	0	34d to 62d = Slot assigned as per configuration	0
0	0	63d = TDM is slot 63 or I2S, LJ is right slot 31	0

	00010000	Address : 0x10	0x0A
	00000101	Default Value : 0x05	00001010
bit	default	Definition	Description
7	0	Reserved	Setting
			0
6	0	Channel 6 output line. 0d = Channel 6 output is on the ASI primary output pin (SDOUT) 1d = Channel 6 output is on the ASI secondary output pin (GPIO1 or GPOx)	通过SDOUT输出
			0
5	0	Channel 6 slot assignment.	
4	0	0d = TDM is slot 0 or I2S, LJ is left slot 0 1d = TDM is slot 1 or I2S, LJ is left slot 1	0
3	0	2d to 30d = Slot assigned as per configuration	1
		31d = TDM is slot 31 or I2S, LJ is left slot 31	
2	1	32d = TDM is slot 32 or I2S, LJ is right slot 0 33d = TDM is slot 33 or I2S, LJ is right slot 1	0
1	0	34d to 62d = Slot assigned as per configuration	1
0	1	63d = TDM is slot 63 or I2S, LJ is right slot 31	0

	00010011	Address : 0x13	0x02
	00000010	Default Value : 0x02	00000010
bit	default	Definition	Description
7	0	ASI master or slave configuration register setting. 0d = Device is in slave mode (both BCLK and FSYNCR are inputs to the device) 1d = Device is in master mode (both BCLK and FSYNCR are generated from the device)	slave mode X9U(AK7738)做主, ADC做从
			0
6	0	Automatic clock configuration setting. 0d = Auto clock configuration is enabled (all internal clock divider and PLL configurations are auto derived) 1d = Auto clock configuration is disabled (custom mode and device GUI must be used for the device configuration settings)	自动时钟配置
			0

5	0	Automatic mode PLL setting. 0d = PLL is enabled in auto clock configuration 1d = PLL is disabled in auto clock configuration	PLL自动启用	0
4	0	BCLK and FSYNC clock gate (valid when the device is in master mode). 0d = Do not gate BCLK and FSYNC 1d = Force gate BCLK and FSYNC when being transmitted from the device in master mode	slave mode 设定无效	0
3	0	Sample rate setting (valid when the device is in master mode). 0d = FS is a multiple (or submultiple) of 48 kHz 1d = FS is a multiple (or submultiple) of 44.1 kHz	slave mode 设定无效	0
2	0	These bits select the MCLK (GPIO or GPiX) frequency for the PLL source clock input (valid when the device is in master mode and MCLK_FREQ_SEL_MODE = 0). 0d = 12 MHz 1d = 12.288 MHz	slave mode 设定无效	0
1	1	2d = 13 MHz 3d = 16 MHz 4d = 19.2 MHz		1
0	0	5d = 19.68 MHz 6d = 24 MHz 7d = 24.576 MHz		0

00010100		Address : 0x14		0x48
01001000		Default Value : 0x48		01001000
bit	default	Definition	Description	Setting
7	0	Programmed sample rate of the ASI bus (not used when the device is configured in slave mode auto clock configuration). 0d = 7.35 kHz or 8 kHz 1d = 14.7 kHz or 16 kHz	slave mode auto clock 设定无效	0
6	1	2d = 22.05 kHz or 24 kHz 3d = 29.4 kHz or 32 kHz 4d = 44.1 kHz or 48 kHz		1
5	0	5d = 88.2 kHz or 96 kHz 6d = 176.4 kHz or 192 kHz 7d = 352.8 kHz or 384 kHz		0
4	0	8d = 705.6 kHz or 768 kHz 9d to 15d = Reserved		0
3	1	Programmed BCLK to FSYNC frequency ratio of the ASI bus (not used when the device is configured in slave mode auto clock configuration). 0d = Ratio of 16 1d = Ratio of 24 2d = Ratio of 32 3d = Ratio of 48	slave mode auto clock 设定无效	1
2	0	4d = Ratio of 64 5d = Ratio of 96 6d = Ratio of 128 7d = Ratio of 192 8d = Ratio of 256		0
1	0	9d = Ratio of 384 10d = Ratio of 512 11d = Ratio of 1024 12d = Ratio of 2048 13d = Reserved		0
0	0	14d = Ratio of 144 15d = Reserved		0

00010101		Address : 0x15		0xFF
11111111		Default Value : 0xFF		11111111
bit	default	Definition	Description	Setting
7	1	Detected sample rate of the ASI bus. 0d = 7.35 kHz or 8 kHz 1d = 14.7 kHz or 16 kHz	read only	1
6	1	2d = 22.05 kHz or 24 kHz 3d = 29.4 kHz or 32 kHz 4d = 44.1 kHz or 48 kHz		1
5	1	5d = 88.2 kHz or 96 kHz 6d = 176.4 kHz or 192 kHz 7d = 352.8 kHz or 384 kHz		1
4	1	8d = 705.6 kHz or 768 kHz 9d to 14d = Reserved 15d = Invalid sample rate		1
3	1	Detected BCLK to FSYNC frequency ratio of the ASI bus. 0d = Ratio of 16 1d = Ratio of 24 2d = Ratio of 32 3d = Ratio of 48	read only	1
2	1	4d = Ratio of 64 5d = Ratio of 96 6d = Ratio of 128 7d = Ratio of 192 8d = Ratio of 256		1
1	1	9d = Ratio of 384 10d = Ratio of 512 11d = Ratio of 1024 12d = Ratio of 2048		1

0	1	13d = Reserved 14d = Ratio of 144 15d = Invalid ratio		1
---	---	---	--	---

	00010110	Address : 0x16			0x08
	00010000	Default Value : 0x10			00001000
bit	default	Definition	Description	Setting	
7	0	Audio root clock source setting when the device is configured with the PLL disabled in the auto clock configuration for slave mode (AUTO_MODE_PLL_DIS = 1). 0d = BCLK is used as the audio root clock source 1d = MCLK (GPIOx or GPIx) is used as the audio root clock source (the MCLK to FSYNC ratio is as per MCLK_RATIO_SEL setting)	AUTO_MODE_PLL_DIS = 0, 此设定无效	0	
6	0	Master mode MCLK (GPIOx or GPIx) frequency selection mode (valid when the device is in auto clock configuration). 0d = MCLK frequency is based on the MCLK_FREQ_SEL (P0_R19) configuration 1d = MCLK frequency is specified as a multiple of FSYNC in the MCLK_RATIO_SEL (P0_R22) configuration	slave mode, 设定无效	0	
5	0	These bits select the MCLK (GPIOx or GPIx) to FSYNC ratio for master mode or when MCLK is used as the audio root clock source in slave mode. 0d = Ratio of 64 1d = Ratio of 256 2d = Ratio of 384 3d = Ratio of 512 4d = Ratio of 768 5d = Ratio of 1024 6d = Ratio of 1536 7d = Ratio of 2304	slave mode and MCLK is used as the audio root clock source in slave mode.设定无效	0	
4	1			0	
3	0			1	
2	0			0	
1	0	Reserved		0	
0	0			0	

	00100001	Address : 0x21			0x02
	00100010	Default Value : 0x22			00000010
bit	default	Definition	Description	Setting	
7	0	GPIO1 configuration. 0d = GPIO1 is disabled 1d = GPIO1 is configured as a general-purpose output (GPO) 2d = GPIO1 is configured as a device interrupt output (IRQ) 3d = GPIO1 is configured as a secondary ASI output (SDOUT2) 4d = Reserved 5d = Reserved 6d = Reserved 7d = GPIO1 is configured as an input to power down all ADC channels 8d = GPIO1 is configured as an input to control when MICBIAS turns on or off (MICBIAS_EN) 9d = GPIO1 is configured as a general-purpose input (GPI) 10d = GPIO1 is configured as a master clock input (MCLK) 11d = GPIO1 is configured as an ASI input for daisy-chain (SDIN) 12d = Reserved 13d = Reserved 14d = Reserved	GPIO1未使用	0	
6	0			0	
5	1			0	
4	0			0	
3	0	Reserved		0	
2	0	GPIO1 output drive configuration (not used when GPIO1 is configured as SDOUT2). 0d = Hi-Z output 1d = Drive active low and active high 2d = Drive active low and weak high 3d = Drive active low and Hi-Z 4d = Drive weak low and active high 5d = Drive Hi-Z and active high 6d to 7d = Reserved	GPIO1未使用	0	
1	1			1	
0	0			0	

	00100010	Address : 0x22			0x00
	00000000	Default Value : 0x00			00000000
bit	default	Definition	Description	Setting	
7	0	GPIO2 configuration. 0d = GPIO2 is disabled 1d = GPIO2 is configured as a general-purpose output (GPO) 2d = GPIO2 is configured as a device interrupt output (IRQ) 3d = GPIO2 is configured as a secondary ASI output (SDOUT2) 4d = Reserved 5d = Reserved 6d = Reserved 7d = GPIO2 is configured as an input to power down all ADC channels 8d = GPIO2 is configured as an input to control when MICBIAS turns on or off (MICBIAS_EN) 9d = GPIO2 is configured as a general-purpose input (GPI) 10d = GPIO2 is configured as a master clock input (MCLK) 11d = GPIO2 is configured as an ASI input for daisy-chain (SDIN) 12d = Reserved 13d = Reserved 14d = Reserved	Not applicable for PCM6260-Q1.	0	
6	0			0	
5	0			0	
4	0			0	
3	0	Reserved		0	

2	0	GPIO2 output drive configuration (not used when GPIO2 is configured as SDOUT2). 0d = Hi-Z output	Not applicable for PCM6260-Q1.	0
1	0	1d = Drive active low and active high 2d = Drive active low and weak high 3d = Drive active low and Hi-Z 4d = Drive weak low and active high		0
0	0	5d = Drive Hi-Z and active high 6d to 7d = Reserved		0

00100011		Address : 0x23		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	GPIO3 configuration. 0d = GPIO3 is disabled	Not applicable for PCM6260-Q1.	0
		1d = GPIO3 is configured as a general-purpose output (GPO)		
		2d = GPIO3 is configured as a device interrupt output (IRQ)		
		3d = GPIO3 is configured as a secondary ASI output (SDOUT2)		
		4d = Reserved		
6	0	5d = Reserved 6d = Reserved		0
		7d = GPIO3 is configured as an input to power down all ADC channels		
		8d = GPIO3 is configured as an input to control when MICBIAS turns on or off (MICBIAS_EN)		
5	0	9d = GPIO3 is configured as a general-purpose input (GPI)		0
		10d = GPIO3 is configured as a master clock input (MCLK)		
		11d = GPIO3 is configured as an ASI input for daisy-chain (SDIN)		
		12d = Reserved		
		13d = Reserved		
4	0	14d = Reserved		0
3	0	Reserved		0
2	0	GPIO3 output drive configuration (not used when GPIO3 is configured as SDOUT2). 0d = Hi-Z output	Not applicable for PCM6260-Q1.	0
		1d = Drive active low and active high		
1	0	2d = Drive active low and weak high 3d = Drive active low and Hi-Z 4d = Drive weak low and active high		0
0	0	5d = Drive Hi-Z and active high 6d to 7d = Reserved		0

00100100		Address : 0x24		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	GPI1 configuration. 0d = GPI1 is disabled 1d to 6d = Reserved	Not applicable for PCM6260-Q1.	0
6	0	7d = GPI1 is configured as an input to power down all ADC channels 8d = GPI1 is configured as an input to control when MICBIAS turns on or off (MICBIAS_EN)		0
5	0	9d = GPI1 is configured as a general-purpose input (GPI) 10d = GPI1 is configured as a master clock input (MCLK) 11d = GPI1 is configured as an ASI input for daisy-chain (SDIN)		0
4	0	12d = Reserved 13d = Reserved 14d = Reserved		0
3	0	Reserved		0
2	0			0
1	0			0
0	0			0

00100101		Address : 0x25		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	GPI2 configuration. 0d = GPI2 is disabled 1d to 6d = Reserved	Not applicable for PCM6260-Q1.	0
6	0	7d = GPI2 is configured as an input to power down all ADC channels 8d = GPI2 is configured as an input to control when MICBIAS turns on or off (MICBIAS_EN)		0
5	0	9d = GPI2 is configured as a general-purpose input (GPI) 10d = GPI2 is configured as a master clock input (MCLK) 11d = GPI2 is configured as an ASI input for daisy-chain (SDIN)		0
		12d = Reserved		
4	0	13d = Reserved 14d = Reserved		0
3	0	Reserved		0
2	0			0
1	0			0
0	0			0

00100110		Address : 0x26		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting

7	0	GPIO1 output value when configured as a GPO. 0d = Drive the output with a value of 0 1d = Drive the output with a value of 1	GPIO1未使用	0
6	0	GPIO2 output value when configured as a GPO. Not applicable for PCM6x60-Q1. 0d = Drive the output with a value of 0 1d = Drive the output with a value of 1	Not applicable for PCM6260-Q1.	0
5	0	GPIO3 output value when configured as a GPO. Not applicable for PCM6x60-Q1. 0d = Drive the output with a value of 0 1d = Drive the output with a value of 1	Not applicable for PCM6260-Q1.	0
4	0	Reserved		0
3	0			0
2	0			0
1	0			0
0	0			0

00100111		Address : 0x27		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	GPIO1 monitor value when configured as a GPI. 0d = Input monitor value 0 1d = Input monitor value 1		0
6	0	GPIO2 monitor value when configured as a GPI. Not applicable for PCM6x60-Q1. 0d = Input monitor value 0 1d = Input monitor value 1		0
5	0	GPIO3 monitor value when configured as a GPI. Not applicable for PCM6x60-Q1. 0d = Input monitor value 0 1d = Input monitor value 1		0
4	0	GPI1 monitor value when configured as a GPI. Not applicable for PCM6x60-Q1. 0d = Input monitor value 0 1d = Input monitor value 1		0
3	0	GPI2 monitor value when configured as a GPI. Not applicable for PCM6x60-Q1. 0d = Input monitor value 0 1d = Input monitor value 1		0
2	0	Reserved		0
1	0			0
0	0			0

00101000		Address : 0x28		0x60
00000000		Default Value : 0x00		01100000
bit	default	Definition	Description	Setting
7	0	Interrupt polarity. 0d = Active low (IRQZ) 1d = Active high (IRQ)	中断低电平有效	0
6	0	Interrupt event configuration. 0d = INT asserts on any unmasked latched interrupts event 1d = Reserved 2d = INT asserts for 2 ms (typical) for every 4-ms (typical) duration on any unmasked latched interrupts event	中断在每个pulse上都有2ms	1
5	0	3d = INT asserts for 2 ms (typical) one time on each pulse for any unmasked interrupts event		1
4	0	Powerdown configuration when fault detected for any channel or MICBIAS fault detected. 0d = Faults event are not used for ADC and MICBIAS power down. It is recommend to set these bits as 2d to shutdown the blocks for which fault occurred. 1d = Only unmasked faults are used for power down of respective ADC channel; In case of MICBIAS fault detected, MICBIAS and all ADC channels gets powered-down based on P0_R58 settings	不使用PD模式	0
3	0	2d = Both masked or unmasked faults are used for power down of respective ADC channel; In case of MICBIAS fault detected, MICBIAS and all ADC channels gets powered-down based on P0_R58 settings. 3d = Reserved		0
2	0	Interrupt latch registers readback configuration. 0d = All interrupts can be read through the LTCH registers 1d = Only unmasked interrupts can be read through the LTCH registers	所有中断都能通过LTCH寄存器读取	0
1	0	Recovery configuration for ADC channels when fault goes away. 0d = Auto recovery, ADC channels are re-powered up when fault goes away 1d = Manual recovery, ADC channels are required to power-up manually using P0_R119 when fault goes away	故障消失后自动复归	0
0	0	Configuration for clearing LTCH register bits. 0d = LTCH register bits are cleared on register read only if live status is zero 1d = LTCH register bits are cleared on register read irrespective of live status and set only if live status goes again low to high	只在读取时clear	0

00101001		Address : 0x29		0xFF
11111111		Default Value : 0xFF		11111111
bit	default	Definition	Description	Setting
7	1	ASI clock error mask. 0d = Unmask 1d = Mask	POC default setting	1
6	1	PLL lock interrupt mask. 0d = Unmask 1d = Mask	POC default setting	1

5	1	Boost or MICBIAS over temperature interrupt mask. 0d = Unmask 1d = Mask	POC default setting	1
4	1	Boost or MICBIAS over current interrupt mask. 0d = Unmask 1d = Mask	POC default setting	1
3	1	Reserved		1
2	1	Reserved		1
1	1	Reserved		1
0	1	Reserved		1

00101010		Address : 0x2A		0x01
00000011		Default Value : 0x03		00000001
bit	default	Definition	Description	Setting
7	0	Channel 1 input DC faults diagnostic interrupt mask. 0d = Unmask 1d = Mask	POC default setting	0
6	0	Channel 2 input DC faults diagnostic interrupt mask. 0d = Unmask 1d = Mask	POC default setting	0
5	0	Channel 3 input DC faults diagnostic interrupt mask. 0d = Unmask 1d = Mask	POC default setting	0
4	0	Channel 4 input DC faults diagnostic interrupt mask. 0d = Unmask 1d = Mask	POC default setting	0
3	0	Channel 5 input DC faults diagnostic interrupt mask. Applicable only for PCM6x60-Q1. 0d = Unmask 1d = Mask	POC default setting	0
2	0	Channel 6 input DC faults diagnostic interrupt mask. Applicable only for PCM6x60-Q1. 0d = Unmask 1d = Mask	POC default setting	0
1	1	Input faults diagnostic interrupt mask for "short to VBAT_IN" detect when VBAT_IN voltage is less than MICBIAS voltage. 0d = Unmask 1d = Mask	POC_ICC VBAT_IN未使用	0
0	1	Reserved		1

00101011		Address : 0x2B		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Input diagnostics; Open inputs fault interrupt mask. 0d = Unmask 1d = Mask	POC default setting	0
6	0	Input diagnostics; Inputs shorted fault interrupt mask. 0d = Unmask 1d = Mask	POC default setting	0
5	0	Input diagnostics; INxP shorted to ground fault interrupt mask. 0d = Unmask 1d = Mask	POC default setting	0
4	0	Input diagnostics; INxM shorted to ground fault interrupt mask. 0d = Unmask 1d = Mask	POC default setting	0
3	0	Input diagnostics; INxP shorted to MICBIAS fault interrupt mask. 0d = Unmask 1d = Mask	POC default setting	0
2	0	Input diagnostics; INxM shorted to MICBIAS fault interrupt mask. 0d = Unmask 1d = Mask	POC default setting	0
1	0	Input diagnostics; INxP shorted to VBAT_IN fault interrupt mask. 0d = Unmask 1d = Mask	POC default setting	0
0	0	Input diagnostics; INxM shorted to VBAT_IN fault interrupt mask. 0d = Unmask 1d = Mask	POC default setting	0

00101100		Address : 0x2C		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Fault status for an ASI bus clock error (self-clearing bit). 0d = No fault detected 1d = Fault detected		0
6	0	Status of PLL lock (self-clearing bit). 0d = No PLL lock detected 1d = PLL lock detected		0
5	0	Fault status for boost or MICBIAS over temperature (self-clearing bit). 0d = No fault detected 1d = Fault detected		0
4	0	Fault status for boost or MICBIAS over current (self-clearing bit). 0d = No fault detected 1d = Fault detected		0
3	0	Reserved		0
2	0	Reserved		0
1	0	Reserved		0
0	0	Reserved		0

00101101		Address : 0x2D		0x00
00000000		Default Value : 0x00		00000000

bit	default	Definition	Description	Setting
7	0	Status of CH1_LTCH (self-clearing bit). 0d = No faults occurred in channel 1 1d = Atleast a fault has occurred in channel 1		0
6	0	Status of CH2_LTCH (self-clearing bit). 0d = No faults occurred in channel 2 1d = Atleast a fault has occurred in channel 2		0
5	0	Status of CH3_LTCH (self-clearing bit). 0d = No faults occurred in channel 3 1d = Atleast a fault has occurred in channel 3		0
4	0	Status of CH4_LTCH (self-clearing bit). 0d = No faults occurred in channel 4 1d = Atleast a fault has occurred in channel 4		0
3	0	Status of CH5_LTCH (self-clearing bit). Applicable only for PCM6x60-Q1. 0d = No faults occurred in channel 5 1d = Atleast a fault has occurred in channel 5		0
2	0	Status of CH6_LTCH (self-clearing bit). Applicable only for PCM6x60-Q1. 0d = No faults occurred in channel 6 1d = Atleast a fault has occurred in channel 6		0
1	0	Status of short to VBAT_IN fault detected when VBAT_IN is less than MICBIAS (self-clearing bit). 0d = Short to VBAT_IN fault when VBAT_IN is less than MICBIAS has not occurred in any channel 1d = Short to VBAT_IN fault when VBAT_IN is less than MICBIAS has occurred in atleast one channel		0
0	0	Reserved		0

00101110		Address : 0x2E		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Channel 1 open input fault status (self-clearing bit). 0d = No open input detected 1d = Open input detected		0
6	0	Channel 1 input pair short fault status (self-clearing bit). 0d = No input pair short detected 1d = Input short to each other detected		0
5	0	Channel 1 IN1P short to ground fault status (self-clearing bit). 0d = IN1P no short to ground detected 1d = IN1P short to ground detected		0
4	0	Channel 1 IN1M short to ground fault status (self-clearing bit). 0d = IN1M no short to ground detected 1d = IN1M short to ground detected		0
3	0	Channel 1 IN1P short to MICBIAS fault status (self-clearing bit). 0d = IN1P no short to MICBIAS detected 1d = IN1P short to MICBIAS detected		0
2	0	Channel 1 IN1M short to MICBIAS fault status (self-clearing bit). 0d = IN1M no short to MICBIAS detected 1d = IN1M short to MICBIAS detected		0
1	0	Channel 1 IN1P short to VBAT_IN fault status (self-clearing bit). 0d = IN1P no short to VBAT_IN detected 1d = IN1P short to VBAT_IN detected		0
0	0	Channel 1 IN1M short to VBAT_IN fault status (self-clearing bit - This bit gets clear on reading Page-0, Register-54d, INT_LTCH2 register). 0d = IN1M no short to VBAT_IN detected 1d = IN1M short to VBAT_IN detected		0

00101111		Address : 0x2F		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Channel 2 open input fault status (self-clearing bit). 0d = No open input detected 1d = Open input detected		0
6	0	Channel 2 input pair short fault status (self-clearing bit). 0d = No input pair short detected 1d = Input short to each other detected		0
5	0	Channel 2 IN2P short to ground fault status (self-clearing bit). 0d = IN2P no short to ground detected 1d = IN2P short to ground detected		0
4	0	Channel 2 IN2M short to ground fault status (self-clearing bit). 0d = IN2M no short to ground detected 1d = IN2M short to ground detected		0
3	0	Channel 2 IN2P short to MICBIAS fault status (self-clearing bit). 0d = IN2P no short to MICBIAS detected 1d = IN2P short to MICBIAS detected		0
2	0	Channel 2 IN2M short to MICBIAS fault status (self-clearing bit). 0d = IN2M no short to MICBIAS detected 1d = IN2M short to MICBIAS detected		0
1	0	Channel 2 IN2P short to VBAT_IN fault status (self-clearing bit). 0d = IN2P no short to VBAT_IN detected 1d = IN2P short to VBAT_IN detected		0
0	0	Channel 2 IN2M short to VBAT_IN fault status (self-clearing bit - This bit gets clear on reading Page-0, Register-54d, INT_LTCH2 register). 0d = IN2M no short to VBAT_IN detected 1d = IN2M short to VBAT_IN detected		0

00110000		Address : 0x30		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting

7	0	Channel 3 open input fault status (self-clearing bit). 0d = No open input detected 1d = Open input detected		0
6	0	Channel 3 input pair short fault status (self-clearing bit). 0d = No input pair short detected 1d = Input short to each other detected		0
5	0	Channel 3 IN3P short to ground fault status (self-clearing bit). 0d = IN3P no short to ground detected 1d = IN3P short to ground detected		0
4	0	Channel 3 IN3M short to ground fault status (self-clearing bit). 0d = IN3M no short to ground detected 1d = IN3M short to ground detected		0
3	0	Channel 3 IN3P short to MICBIAS fault status (self-clearing bit). 0d = IN3P no short to MICBIAS detected 1d = IN3P short to MICBIAS detected		0
2	0	Channel 3 IN3M short to MICBIAS fault status (self-clearing bit). 0d = IN3M no short to MICBIAS detected 1d = IN3M short to MICBIAS detected		0
1	0	Channel 3 IN3P short to VBAT_IN fault status (self-clearing bit). 0d = IN3P no short to VBAT_IN detected 1d = IN3P short to VBAT_IN detected		0
0	0	Channel 3 IN3M short to VBAT_IN fault status (self-clearing bit - This bit gets clear on reading Page-0, Register-54d, INT_LTCH2 register). 0d = IN3M no short to VBAT_IN detected 1d = IN3M short to VBAT_IN detected		0

00110001		Address : 0x31		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Channel 4 open input fault status (self-clearing bit). 0d = No open input detected 1d = Open input detected		0
6	0	Channel 4 input pair short fault status (self-clearing bit). 0d = No input pair short detected 1d = Input short to each other detected		0
5	0	Channel 4 IN4P short to ground fault status (self-clearing bit). 0d = IN4P no short to ground detected 1d = IN4P short to ground detected		0
4	0	Channel 4 IN4M short to ground fault status (self-clearing bit). 0d = IN4M no short to ground detected 1d = IN4M short to ground detected		0
3	0	Channel 4 IN4P short to MICBIAS fault status (self-clearing bit). 0d = IN4P no short to MICBIAS detected 1d = IN4P short to MICBIAS detected		0
2	0	Channel 4 IN4M short to MICBIAS fault status (self-clearing bit). 0d = IN4M no short to MICBIAS detected 1d = IN4M short to MICBIAS detected		0
1	0	Channel 4 IN4P short to VBAT_IN fault status (self-clearing bit). 0d = IN4P no short to VBAT_IN detected 1d = IN4P short to VBAT_IN detected		0
0	0	Channel 4 IN4M short to VBAT_IN fault status (self-clearing bit - This bit gets clear on reading Page-0, Register-54d, INT_LTCH2 register). 0d = IN4M no short to VBAT_IN detected 1d = IN4M short to VBAT_IN detected		0

00110010		Address : 0x32		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Channel 5 open input fault status (self-clearing bit). 0d = No open input detected 1d = Open input detected		0
6	0	Channel 5 input pair short fault status (self-clearing bit). 0d = No input pair short detected 1d = Input short to each other detected		0
5	0	Channel 5 IN5P short to ground fault status (self-clearing bit). 0d = IN5P no short to ground detected 1d = IN5P short to ground detected		0
4	0	Channel 5 IN5M short to ground fault status (self-clearing bit). 0d = IN5M no short to ground detected 1d = IN5M short to ground detected		0
3	0	Channel 5 IN5P short to MICBIAS fault status (self-clearing bit). 0d = IN5P no short to MICBIAS detected 1d = IN5P short to MICBIAS detected		0
2	0	Channel 5 IN5M short to MICBIAS fault status (self-clearing bit). 0d = IN5M no short to MICBIAS detected 1d = IN5M short to MICBIAS detected		0
1	0	Channel 5 IN5P short to VBAT_IN fault status (self-clearing bit). 0d = IN5P no short to VBAT_IN detected 1d = IN5P short to VBAT_IN detected		0
0	0	Channel 5 IN5M short to VBAT_IN fault status (self-clearing bit - This bit gets clear on reading Page-0, Register-54d, INT_LTCH2 register). 0d = IN5M no short to VBAT_IN detected 1d = IN5M short to VBAT_IN detected		0

00110011		Address : 0x33		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Channel 6 open input fault status (self-clearing bit). 0d = No open input detected 1d = Open input detected		0

6	0	Channel 6 input pair short fault status (self-clearing bit). 0d = No input pair short detected 1d = Input short to each other detected		0
5	0	Channel 6 IN6P short to ground fault status (self-clearing bit). 0d = IN6P no short to ground detected 1d = IN6P short to ground detected		0
4	0	Channel 6 IN6M short to ground fault status (self-clearing bit). 0d = IN6M no short to ground detected 1d = IN6M short to ground detected		0
3	0	Channel 6 IN6P short to MICBIAS fault status (self-clearing bit). 0d = IN6P no short to MICBIAS detected 1d = IN6P short to MICBIAS detected		0
2	0	Channel 6 IN6M short to MICBIAS fault status (self-clearing bit). 0d = IN6M no short to MICBIAS detected 1d = IN6M short to MICBIAS detected		0
1	0	Channel 6 IN6P short to VBAT_IN fault status (self-clearing bit). 0d = IN6P no short to VBAT_IN detected 1d = IN6P short to VBAT_IN detected		0
0	0	Channel 6 IN6M short to VBAT_IN fault status (self-clearing bit - This bit gets clear on reading Page-0, Register-54d, INT_LTCH2 register). 0d = IN6M no short to VBAT_IN detected 1d = IN6M short to VBAT_IN detected		0

00110100		Address : 0x34		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	INxP over voltage fault mask. 0d = Unmask 1d = Mask	POC default setting	0
6	0	INxM over voltage fault mask. 0d = Unmask 1d = Mask	POC default setting	0
5	0	MICBIAS high current fault mask. 0d = Unmask 1d = Mask	POC default setting	0
4	0	MICBIAS low current fault mask. 0d = Unmask 1d = Mask	POC default setting	0
3	0	MICBIAS over voltage fault mask. 0d = Unmask 1d = Mask	POC default setting	0
2	0	Reserved		0
1	0			0
0	0			0

00110101		Address : 0x35		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Channel 1 IN1P over voltage fault status (self-clearing bit - This bit gets clear on reading Page-0, Register-46d, CH1_LTCH register). 0d = No IN1P over voltage fault detected 1d = IN1P over voltage fault has detected		0
6	0	Channel 2 IN2P over voltage fault status (self-clearing bit - This bit gets clear on reading Page-0, Register-47d, CH2_LTCH register). 0d = No IN2P over voltage fault detected 1d = IN2P over voltage fault has detected		0
5	0	Channel 3 IN3P over voltage fault status (self-clearing bit - This bit gets clear on reading Page-0, Register-48d, CH3_LTCH register). 0d = No IN3P over voltage fault detected 1d = IN3P over voltage fault has detected		0
4	0	Channel 4 IN4P over voltage fault status (self-clearing bit - This bit gets clear on reading Page-0, Register-49d, CH4_LTCH register). 0d = No IN4P over voltage fault detected 1d = IN4P over voltage fault has detected		0
3	0	Channel 5 IN5P over voltage fault status (self-clearing bit - This bit gets clear on reading Page-0, Register-50d, CH5_LTCH register). Applicable only for PCM6x60-Q1. 0d = No IN5P over voltage fault detected 1d = IN5P over voltage fault has detected		0
2	0	Channel 6 IN6P over voltage fault status (self-clearing bit - This bit gets clear on reading Page-0, Register-51d, CH6_LTCH register). Applicable only for PCM6x60-Q1. 0d = No IN6P over voltage fault detected 1d = IN6P over voltage fault has detected		0
1	0	Reserved		0
0	0			0

00110110		Address : 0x36		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Channel 1 IN1M over voltage fault status (self-clearing bit - This bit gets clear on reading Page-0, Register-46d, CH1_LTCH register). 0d = No IN1M over voltage fault detected 1d = IN1M over voltage fault has detected		0
6	0	Channel 2 IN2M over voltage fault status (self-clearing bit - This bit gets clear on reading Page-0, Register-47d, CH2_LTCH register). 0d = No IN2M over voltage fault detected 1d = IN2M over voltage fault has detected		0

5	0	Channel 3 IN3M over voltage fault status (self-clearing bit - This bit gets clear on reading Page-0, Register-48d, CH3_LTCH register). 0d = No IN3M over voltage fault detected 1d = IN3M over voltage fault has detected		0
4	0	Channel 4 IN4M over voltage fault status (self-clearing bit - This bit gets clear on reading Page-0, Register-49d, CH4_LTCH register). 0d = No IN4M over voltage fault detected 1d = IN4M over voltage fault has detected		0
3	0	Channel 5 IN5M over voltage fault status (self-clearing bit - This bit gets clear on reading Page-0, Register-50d, CH5_LTCH register). Applicable only for PCM6x60-Q1. 0d = No IN5M over voltage fault detected 1d = IN5M over voltage fault has detected		0
2	0	Channel 6 IN6M over voltage fault status (self-clearing bit - This bit gets clear on reading Page-0, Register-51d, CH6_LTCH register). Applicable only for PCM6x60-Q1. 0d = No IN6M over voltage fault detected 1d = IN6M over voltage fault has detected		0
1	0	Reserved		0
0	0			0

00110111		Address : 0x37		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Fault status for MICBIAS high current (self-clearing bit). 0d = No fault detected 1d = Fault detected		0
6	0	Fault status for MICBIAS low current (self-clearing bit). 0d = No fault detected 1d = Fault detected		0
5	0	Fault status for MICBIAS over voltage (self-clearing bit). 0d = No fault detected 1d = Fault detected		0
4	0	Reserved		0
3	0			0
2	0			0
1	0			0
0	0			0

00111000		Address : 0x38		0xBA
10111010		Default Value : 0xBA		10111010
bit	default	Definition	Description	Setting
7	1	Threshold for MICBIAS high load current fault diagnostic. 0d to 56d = Reserved 57d = High load current threshold is set as 0 mA (typ) 58d = High load current threshold is set as 0.54 mA (typ) 59d = High load current threshold is set as 1.08 mA (typ) 60d to 185d = High load current threshold is set as per configuration 186d = High load current threshold is set as 69.66 mA (typ) 187d to 241d = High load current threshold is set as per configuration 242d = High load current threshold is set as 99.90 mA (typ) 243d to 255d = Reserved	POC used as default	1
6	0			0
5	1			1
4	1			1
3	1			1
2	0			0
1	1			1
0	0			0

00111001		Address : 0x39		0x4B
01001011		Default Value : 0x4B		01001011
bit	default	Definition	Description	Setting
7	0	Threshold for MICBIAS low load current fault diagnostic. 0d to 56d = Reserved 57d = Low load current threshold is set as 0 mA (typ) 58d = Low load current threshold is set as 0.54 mA (typ) 59d = Low load current threshold is set as 1.08 mA (typ) 60d to 74d = Low load current threshold is set as per configuration 75d = Low load current threshold is set as 9.72 mA (typ) 76d to 241d = Low load current threshold is set as per configuration 242d = Low load current threshold is set as 99.90 mA (typ) 243d to 255d = Reserved	POC used as default	0
6	1			1
5	0			0
4	0			0
3	1			1
2	0			0
1	1			1
0	1			1

00111010		Address : 0x3A		0x00
00010000		Default Value : 0x10		00000000
bit	default	Definition	Description	Setting
7	0	Powerdown configuration of MICBIAS fault 1 0d = No powerdown when MICBIAS fault detected 1d = MICBIAS and all ADC channels gets powerdown when low current fault occurs and P0_R40, PD_ON_FLT_CFG = 1d 1d = MICBIAS and all ADC channels gets powerdown when high current fault occurs and P0_R40, PD_ON_FLT_CFG = 2d	MICBIAS故障时不断电 PD_ON_FLT_CFG=0d	0
6	0	Powerdown configuration of MICBIAS fault 2 0d = No powerdown when MICBIAS fault detected 1d = MICBIAS and all ADC channels gets powerdown when over voltage fault occurs and P0_R40, PD_ON_FLT_CFG = 1d 1d = MICBIAS and all ADC channels gets powerdown when low current fault occurs and P0_R40, PD_ON_FLT_CFG = 2d	MICBIAS故障时不断电	0
5	0	Powerdown configuration of MICBIAS fault 3 0d = No powerdown when MICBIAS fault detected 1d = MICBIAS and all ADC channels gets powerdown when over temperature fault occurs and P0_R40, PD_ON_FLT_CFG = 1d 1d = MICBIAS and all ADC channels gets powerdown when over voltage fault occurs and P0_R40, PD_ON_FLT_CFG = 2d	MICBIAS故障时不断电	0

4	1	Powerdown configuration of MICBIAS fault 4 0d = No powerdown when MICBIAS fault detected 1d = MICBIAS and all ADC channels gets powerdown when high current fault occurs and P0_R40, PD_ON_FLT_CFG = 1d 1d = MICBIAS and all ADC channels gets powerdown when over temperature fault occurs and P0_R40, PD_ON_FLT_CFG = 2d. It is recommended to use this setting to protect chip from over temperature fault.	MICBIAS故障时不断电	0
3	0	Reserved		0
2	0			0
1	0	Reserved		0
0	0			0

00111011	Address : 0x3B			0xF0
11010000	Default Value : 0xD0			11110000
bit	default	Definition	Description	Setting
7	1	MICBIAS value. 0d = Reserved 1d = Reserved 2d = Reserved 3d = Reserved 4d = Reserved 5d = Reserved 6d = Reserved	ICC选定MIC模组供电电压7.2V~8V~8.8V 考虑线束最长6m，将偏置电压选择9V	1
6	1	7d = Microphone bias is set to 5 V 8d = Microphone bias is set to 5.5 V 9d = Microphone bias is set to 6 V		1
5	0	10d = Microphone bias is set to 6.5 V 11d = Microphone bias is set to 7 V 12d = Microphone bias is set to 7.5 V		1
4	1	13d = Microphone bias is set to 8 V 14d = Microphone bias is set to 8.5 V 15d = Microphone bias is set to 9 V		1
3	0	Reserved		0
2	0			0
1	0	Reserved		0
0	0			0

00111100	Address : 0x3C			0x38
00010000	Default Value : 0x10			00111000
bit	default	Definition	Description	Setting
7	0	Channel 1 input type. 0d = Microphone input 1d = Line input	Microphone输入	0
6	0	Channel 1 input configuration. 0d = Analog differential input 1d = Analog single-ended input	单端输入	0
5	0	2d = Reserved 3d = Reserved		1
4	1	Channel 1 input coupling. 0d = AC-coupled input 1d = DC-coupled input	DC耦合	1
3	0	Channel 1 microphone input range. 0d = Low swing mode; Differential input AC signal full-scale of 2-VRMS supported provided DC differential common mode voltage IN1P - IN1M < 4.2 V. Single-ended AC signal 1-VRMS supported provided DC common mode voltage is < 2.1 V. 1d = High swing mode; Differential Input IN1P-IN1M peak voltage up to 14.14 V or single ended 7.07 V supported. User required to adjust the channel gain and digital volume control based on the max signal level used in system.	入力范围大模式	1
2	0	Channel 1 CMRR Configuration. 0d = High SNR performance mode 1d = Reserved	Default	0
1	0	2d = High CMRR performance mode 3d = Reserved		0
0	0	Channel 1 automatic gain controller (AGC) setting. 0d = AGC disabled 1d = AGC enabled based on the configuration of bit 3 in register 108 (P0_R108); This must be used only with AC-coupled input	自动增益调节关闭	0

00111101	Address : 0x3D			0x20
00000000	Default Value : 0x00			00100000
bit	default	Definition	Description	Setting
7	0	Channel 1 gain. 0d = Channel gain is set to 0 dB 1d = Channel gain is set to 1 dB 2d = Channel gain is set to 2 dB 3d to 41d = Channel gain is set as per configuration 42d = Channel gain is set to 42 dB 43d to 63d = Reserved	串扰、采样值问题对策：8dB，后续根据需要调整	0
6	0			0
5	0			1
4	0			0
3	0			0
2	0			0
1	0	Reserved		0
0	0	Reserved		0

00111110	Address : 0x3E			0xDB
11001001	Default Value : 0xC9			11011011
bit	default	Definition	Description	Setting
7	1			1

6	1	Channel 1 digital volume control. 0d = Digital volume is muted	串扰、采样值问题对策：9dB，后续根据需要调整	1
5	0	1d = Digital volume control is set to -100 dB		0
4	0	2d = Digital volume control is set to -99.5 dB		1
3	0	3d to 200d = Digital volume control is set as per configuration		1
2	1	201d = Digital volume control is set to 0 dB		0
1	0	202d = Digital volume control is set to 0.5 dB		1
0	0	203d to 253d = Digital volume control is set as per configuration		1
0	1	254d = Digital volume control is set to 26.5 dB		1
0	1	255d = Digital volume control is set to 27 dB		

00111111		Address : 0x3F		0x80
10000000		Default Value : 0x80		10000000
bit	default	Definition	Description	Setting
7	1	Channel 1 gain calibration. 0d = Gain calibration is set to -0.8 dB	Used as default first, 后续根据需要调整	1
6	0	1d = Gain calibration is set to -0.7 dB		0
5	0	2d = Gain calibration is set to -0.6 dB		0
4	0	3d to 7d = Gain calibration is set as per configuration 8d = Gain calibration is set to 0 dB		0
3	0	9d = Gain calibration is set to 0.1 dB		0
2	0	10d to 13d = Gain calibration is set as per configuration		0
1	0	14d = Gain calibration is set to 0.6 dB		0
0	0	15d = Gain calibration is set to 0.7 dB		0
3	0	Reserved		0
2	0			0
1	0			0
0	0			0

01000000		Address : 0x40		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Channel 1 phase calibration with modulator clock resolution. 0d = No phase calibration	Used as default first, 后续根据需要调整	0
6	0			0
5	0			0
4	0			0
3	0			0
2	0			0
1	0			0
0	0			0

01000001		Address : 0x41		0x38
00010000		Default Value : 0x10		00110000
bit	default	Definition	Description	Setting
7	0	Channel 2 input type. 0d = Microphone input 1d = Line input	Microphone输入	0
6	0	Channel 2 input configuration. 0d = Analog differential input 1d = Analog single-ended input	单端输入	0
5	0			1
4	1	Channel 2 input coupling. 0d = AC-coupled input 1d = DC-coupled input	DC耦合	1
3	0	Channel 2 microphone input range. 0d = Low swing mode; Differential input AC signal full-scale of 2-VRMS supported provided DC differential common mode voltage IN1P - IN1M < 4.2 V. Single-ended AC signal 1-VRMS supported provided DC common mode voltage is < 2.1 V. 1d = High swing mode; Differential Input IN1P-IN1M peak voltage up to 14.14 V or single ended 7.07 V supported. User required to adjust the channel gain and digital volume control based on the max signal level used in system.	入力范围大模式	1
2	0	Channel 2 CMRR Configuration. 0d = High SNR performance mode 1d = Reserved	Default	0
1	0			0
0	0	Channel 2 automatic gain controller (AGC) setting. 0d = AGC disabled 1d = AGC enabled based on the configuration of bit 3 in register 108 (P0_R108); This must be used only with AC-coupled input	自动增益调节关闭	0

01000010		Address : 0x42		0x20
00000000		Default Value : 0x00		00100000
bit	default	Definition	Description	Setting
7	0	Channel 2 gain. 0d = Channel gain is set to 0 dB 1d = Channel gain is set to 1 dB 2d = Channel gain is set to 2 dB 3d to 41d = Channel gain is set as per configuration 42d = Channel gain is set to 42 dB 43d to 63d = Reserved	串扰、采样值问题对策：8dB，后续根据需要调整	0
6	0			0
5	0			1
4	0			0
3	0			0
2	0			0
1	0			0
0	0			0

01000011		Address : 0x43		0xDB	
11001001		Default Value : 0xC9		11011011	
bit	default	Definition	Description	Setting	
7	1	Channel 2 digital volume control. 0d = Digital volume is muted 1d = Digital volume control is set to -100 dB 2d = Digital volume control is set to -99.5 dB 3d to 200d = Digital volume control is set as per configuration 201d = Digital volume control is set to 0 dB 202d = Digital volume control is set to 0.5 dB 203d to 253d = Digital volume control is set as per configuration 254d = Digital volume control is set to 26.5 dB 255d = Digital volume control is set to 27 dB	串扰、采样值问题对策：9dB，后续根据需要调整	1	
6	1			1	
5	0			0	
4	0			1	
3	1			1	
2	0			0	
1	0			1	
0	1			1	
01000100		Address : 0x44		0x80	
10000000		Default Value : 0x80		10000000	
bit	default	Definition	Description	Setting	
7	1	Channel 2 gain calibration. 0d = Gain calibration is set to -0.8 dB 1d = Gain calibration is set to -0.7 dB 2d = Gain calibration is set to -0.6 dB 3d to 7d = Gain calibration is set as per configuration 8d = Gain calibration is set to 0 dB 9d = Gain calibration is set to 0.1 dB 10d to 13d = Gain calibration is set as per configuration 14d = Gain calibration is set to 0.6 dB 15d = Gain calibration is set to 0.7 dB	Used as default first，后续根据需要调整	1	
6	0			0	
5	0			0	
4	0			0	
3	0	Reserved		0	
2	0			0	
1	0			0	
0	0			0	
01000101		Address : 0x45		0x00	
00000000		Default Value : 0x00		00000000	
bit	default	Definition	Description	Setting	
7	0	Channel 2 phase calibration with modulator clock resolution. 0d = No phase calibration 1d = Phase calibration delay is set to one cycle of the modulator clock 2d = Phase calibration delay is set to two cycles of the modulator clock 3d to 254d = Phase calibration delay as per configuration 255d = Phase calibration delay is set to 255 cycles of the modulator clock	Used as default first，后续根据需要调整	0	
6	0			0	
5	0			0	
4	0			0	
3	0			0	
2	0			0	
1	0			0	
0	0			0	
01000110		Address : 0x46		0x38	
00010000		Default Value : 0x10		00111000	
bit	default	Definition	Description	Setting	
7	0	Channel 3 input type. 0d = Microphone input 1d = Line input	Microphone输入	0	
6	0	Channel 3 input configuration. 0d = Analog differential input 1d = Analog single-ended input 2d = Reserved 3d = Reserved	单端输入	0	
5	0			1	
4	1	Channel 3 input coupling. 0d = AC-coupled input 1d = DC-coupled input	DC耦合	1	
3	0	Channel 3 microphone input range. 0d = Low swing mode; Differential input AC signal full-scale of 2-VRMS supported provided DC differential common mode voltage IN1P - IN1M < 4.2 V. Single-ended AC signal 1-VRMS supported provided DC common mode voltage is < 2.1 V. 1d = High swing mode; Differential Input IN1P-IN1M peak voltage up to 14.14 V or single ended 7.07 V supported. User required to adjust the channel gain and digital volume control based on the max signal level used in system.	大范围输入	1	
2	0	Channel 3 CMRR Configuration. 0d = High SNR performance mode 1d = Reserved 2d = High CMRR performance mode 3d = Reserved	Default	0	
1	0			0	
0	0	Channel 3 automatic gain controller (AGC) setting. 0d = AGC disabled 1d = AGC enabled based on the configuration of bit 3 in register 108 (P0_R108); This must be used only with AC-coupled input	自动增益调节关闭	0	
01000111		Address : 0x47		0x20	
00000000		Default Value : 0x00		00100000	
bit	default	Definition	Description	Setting	
7	0	Channel 3 gain. 0d = Channel gain is set to 0 dB 1d = Channel gain is set to 1 dB 2d = Channel gain is set to 2 dB 3d to 41d = Channel gain is set as per configuration 42d = Channel gain is set to 42 dB 43d to 63d = Reserved	串扰、采样值问题对策：8dB，后续根据需要调整	0	
6	0			0	
5	0			1	
4	0			0	
3	0			0	
				0	

2	0	Reserved		0
1	0	Reserved		0
0	0	Reserved		0

01001000		Address : 0x48		0xDB
11001001		Default Value : 0xC9		11011011
bit	default	Definition	Description	Setting
7	1	Channel 3 digital volume control. 0d = Digital volume is muted 1d = Digital volume control is set to -100 dB 2d = Digital volume control is set to -99.5 dB 3d to 200d = Digital volume control is set as per configuration 201d = Digital volume control is set to 0 dB 202d = Digital volume control is set to 0.5 dB 203d to 253d = Digital volume control is set as per configuration 254d = Digital volume control is set to 26.5 dB 255d = Digital volume control is set to 27 dB	串扰、采样值问题对策: 9dB, 后续根据需要调整	1
6	1			1
5	0			0
4	0			1
3	1			1
2	0			0
1	0			1
0	1			1

01001001		Address : 0x49		0x80
10000000		Default Value : 0x80		10000000
bit	default	Definition	Description	Setting
7	1	Channel 3 gain calibration. 0d = Gain calibration is set to -0.8 dB 1d = Gain calibration is set to -0.7 dB 2d = Gain calibration is set to -0.6 dB 3d to 7d = Gain calibration is set as per configuration 8d = Gain calibration is set to 0 dB 9d = Gain calibration is set to 0.1 dB 10d to 13d = Gain calibration is set as per configuration 14d = Gain calibration is set to 0.6 dB 15d = Gain calibration is set to 0.7 dB	Default	1
6	0			0
5	0			0
4	0			0
3	0			0
2	0			0
1	0			0
0	0			0

01001010		Address : 0x4A		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Channel 3 phase calibration with modulator clock resolution. 0d = No phase calibration 1d = Phase calibration delay is set to one cycle of the modulator clock 2d = Phase calibration delay is set to two cycles of the modulator clock 3d to 254d = Phase calibration delay as per configuration 255d = Phase calibration delay is set to 255 cycles of the modulator clock	Default	0
6	0			0
5	0			0
4	0			0
3	0			0
2	0			0
1	0			0
0	0			0

01001011		Address : 0x4B		0x38
00010000		Default Value : 0x10		00111000
bit	default	Definition	Description	Setting
7	0	Channel 4 input type. 0d = Microphone input 1d = Line input	Microphone输入	0
6	0	Channel 4 input configuration. 0d = Analog differential input 1d = Analog single-ended input 2d = Reserved 3d = Reserved	单端输入	0
5	0			1
4	1	Channel 4 input coupling. 0d = AC-coupled input 1d = DC-coupled input	DC	1
3	0	Channel 4 microphone input range. 0d = Low swing mode; Differential input AC signal full-scale of 2-VRMS supported provided DC differential common mode voltage IN1P - IN1M < 4.2 V. Single-ended AC signal 1-VRMS supported provided DC common mode voltage is < 2.1 V. 1d = High swing mode; Differential Input IN1P-IN1M peak voltage up to 14.14 V or single ended 7.07 V supported. User required to adjust the channel gain and digital volume control based on the max signal level used in system.	大范围	1
2	0	Channel 4 CMRR Configuration. 0d = High SNR performance mode 1d = Reserved 2d = High CMRR performance mode 3d = Reserved	Default	0
1	0			0
0	0	Channel 4 automatic gain controller (AGC) setting. 0d = AGC disabled 1d = AGC enabled based on the configuration of bit 3 in register 108 (P0_R108); This must be used only with AC-coupled input	自动增益调节关闭	0

01001100		Address : 0x4C		0x20
00000000		Default Value : 0x00		00100000
bit	default	Definition	Description	Setting
7	0	Channel 4 gain. 0d = Channel gain is set to 0 dB		0
6	0			0

5	0	1d = Channel gain is set to 1 dB 2d = Channel gain is set to 2 dB 3d to 41d = Channel gain is set as per configuration 42d = Channel gain is set to 42 dB 43d to 63d = Reserved	串扰、采样值问题对策：8dB，后续根据需要调整	1	
4	0			0	
3	0			0	
2	0			0	
1	0	Reserved		0	
0	0	Reserved		0	
01001101		Address : 0x4D		0xDB	
11001001		Default Value : 0xC9		11011011	
bit	default	Definition	Description	Setting	
7	1		串扰、采样值问题对策：9dB，后续根据需要调整	1	
6	1	Channel 4 digital volume control. 0d = Digital volume is muted		1	
5	0	1d = Digital volume control is set to -100 dB 2d = Digital volume control is set to -99.5 dB		0	
4	0	3d to 200d = Digital volume control is set as per configuration		1	
3	1	201d = Digital volume control is set to 0 dB 202d = Digital volume control is set to 0.5 dB		1	
2	0	203d to 253d = Digital volume control is set as per configuration		0	
1	0	254d = Digital volume control is set to 26.5 dB 255d = Digital volume control is set to 27 dB		1	
0	1			1	
01001110		Address : 0x4E		0x80	
10000000		Default Value : 0x80		10000000	
bit	default	Definition	Description	Setting	
7	1	Channel 4 gain calibration. 0d = Gain calibration is set to -0.8 dB 1d = Gain calibration is set to -0.7 dB	Default	1	
6	0	2d = Gain calibration is set to -0.6 dB 3d to 7d = Gain calibration is set as per configuration 8d = Gain calibration is set to 0 dB		0	
5	0	9d = Gain calibration is set to 0.1 dB 10d to 13d = Gain calibration is set as per configuration		0	
4	0	14d = Gain calibration is set to 0.6 dB 15d = Gain calibration is set to 0.7 dB		0	
3	0			0	
2	0			0	
1	0	Reserved		0	
0	0			0	
01001111		Address : 0x4F		0x00	
00000000		Default Value : 0x00		00000000	
bit	default	Definition	Description	Setting	
7	0		Default	0	
6	0	Channel 4 phase calibration with modulator clock resolution.		0	
5	0	0d = No phase calibration		0	
4	0	1d = Phase calibration delay is set to one cycle of the modulator clock		0	
3	0	2d = Phase calibration delay is set to two cycles of the modulator clock		0	
2	0	3d to 254d = Phase calibration delay as per configuration		0	
1	0	255d = Phase calibration delay is set to 255 cycles of the modulator clock		0	
0	0			0	
01010000		Address : 0x50		0x38	
00010000		Default Value : 0x10		00111000	
bit	default	Definition	Description	Setting	
7	0	Channel 5 input type. 0d = Microphone input 1d = Line input	Microphone输入	0	
6	0	Channel 5 input configuration. 0d = Analog differential input 1d = Analog single-ended input	单端输入	0	
5	0	2d = Reserved		1	
4	1	Channel 5 input coupling. 0d = AC-coupled input 1d = DC-coupled input	DC	1	
3	0	Channel 5 microphone input range. 0d = Low swing mode; Differential input AC signal full-scale of 2-VRMS supported provided DC differential common mode voltage IN1P - IN1M < 4.2 V. Single-ended AC signal 1-VRMS supported provided DC common mode voltage is < 2.1 V. 1d = High swing mode; Differential Input IN1P-IN1M peak voltage up to 14.14 V or single ended 7.07 V supported. User required to adjust the channel gain and digital volume control based on the max signal level used in system.	大范围	1	
2	0	Channel 5 CMRR Configuration. 0d = High SNR performance mode 1d = Reserved	Default	0	
1	0	2d = High CMRR performance mode 3d = Reserved		0	
0	0	Channel 5 automatic gain controller (AGC) setting. 0d = AGC disabled 1d = AGC enabled based on the configuration of bit 3 in register 108 (P0_R108); This must be used only with AC-coupled input	Default	0	
01010001		Address : 0x51		0x20	

00000000		Default Value : 0x00		00100000
bit	default	Definition	Description	Setting
7	0	Channel 5 gain. 0d = Channel gain is set to 0 dB 1d = Channel gain is set to 1 dB 2d = Channel gain is set to 2 dB 3d to 41d = Channel gain is set as per configuration 42d = Channel gain is set to 42 dB 43d to 63d = Reserved	串扰、采样值问题对策：8dB，后续根据需要调整	0
6	0			0
5	0			1
4	0			0
3	0			0
2	0			0
1	0			0
0	0	Reserved		0

01010010		Address : 0x52		0xDB
11001001		Default Value : 0xC9		11011011
bit	default	Definition	Description	Setting
7	1	Channel 5 digital volume control. 0d = Digital volume is muted 1d = Digital volume control is set to -100 dB 2d = Digital volume control is set to -99.5 dB 3d to 200d = Digital volume control is set as per configuration 201d = Digital volume control is set to 0 dB 202d = Digital volume control is set to 0.5 dB 203d to 253d = Digital volume control is set as per configuration 254d = Digital volume control is set to 26.5 dB 255d = Digital volume control is set to 27 dB	串扰、采样值问题对策：9dB，后续根据需要调整	1
6	1			1
5	0			0
4	0			1
3	1			1
2	0			0
1	0			1
0	1			1

01010011		Address : 0x53		0x80
10000000		Default Value : 0x80		10000000
bit	default	Definition	Description	Setting
7	1	Channel 5 gain calibration. 0d = Gain calibration is set to -0.8 dB 1d = Gain calibration is set to -0.7 dB 2d = Gain calibration is set to -0.6 dB 3d to 7d = Gain calibration is set as per configuration 8d = Gain calibration is set to 0 dB 9d = Gain calibration is set to 0.1 dB 10d to 13d = Gain calibration is set as per configuration 14d = Gain calibration is set to 0.6 dB 15d = Gain calibration is set to 0.7 dB	Default	1
6	0			0
5	0			0
4	0			0
3	0	Reserved		0
2	0			0
1	0			0
0	0			0

01010100		Address : 0x54		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Channel 5 phase calibration with modulator clock resolution. 0d = No phase calibration 1d = Phase calibration delay is set to one cycle of the modulator clock 2d = Phase calibration delay is set to two cycles of the modulator clock 3d to 254d = Phase calibration delay as per configuration 255d = Phase calibration delay is set to 255 cycles of the modulator clock	Default	0
6	0			0
5	0			0
4	0			0
3	0			0
2	0			0
1	0			0
0	0			0

01010101		Address : 0x55		0x38
00010000		Default Value : 0x10		00111000
bit	default	Definition	Description	Setting
7	0	Channel 6 input type. 0d = Microphone input 1d = Line input	Microphone输入	0
6	0	Channel 6 input configuration. 0d = Analog differential input 1d = Analog single-ended input 2d = Reserved	单端输入	0
5	0			1
4	1	Channel 6 input coupling. 0d = AC-coupled input 1d = DC-coupled input	DC	1
3	0	Channel 6 microphone input range. 0d = Low swing mode; Differential input AC signal full-scale of 2-VRMS supported provided DC differential common mode voltage IN1P - IN1M < 4.2 V. Single-ended AC signal 1-VRMS supported provided DC common mode voltage is < 2.1 V. 1d = High swing mode; Differential Input IN1P-IN1M peak voltage up to 14.14 V or single ended 7.07 V supported. User required to adjust the channel gain and digital volume control based on the max signal level used in system.	大范围	1
2	0	Channel 6 CMRR Configuration. 0d = High SNR performance mode 1d = Reserved	Default	0
1	0	2d = High CMRR performance mode 3d = Reserved		0

0	0	Channel 6 automatic gain controller (AGC) setting. 0d = AGC disabled 1d = AGC enabled based on the configuration of bit 3 in register 108 (P0_R108); This must be used only with AC-coupled input	Default	0
---	---	--	---------	---

	01010110	Address : 0x56		0x20
	00000000	Default Value : 0x00		00100000
bit	default	Definition	Description	Setting
7	0	Channel 6 gain. 0d = Channel gain is set to 0 dB 1d = Channel gain is set to 1 dB 2d = Channel gain is set to 2 dB 3d to 41d = Channel gain is set as per configuration 42d = Channel gain is set to 42 dB 43d to 63d = Reserved	串扰、采样值问题对策：8dB，后续根据需要调整	0
6	0			0
5	0			1
4	0			0
3	0			0
2	0			0
1	0			0
0	0			0

	01010111	Address : 0x57		0xDB
	11001001	Default Value : 0xC9		11011011
bit	default	Definition	Description	Setting
7	1	Channel 6 digital volume control. 0d = Digital volume is muted 1d = Digital volume control is set to -100 dB 2d = Digital volume control is set to -99.5 dB 3d to 200d = Digital volume control is set as per configuration 201d = Digital volume control is set to 0 dB 202d = Digital volume control is set to 0.5 dB 203d to 253d = Digital volume control is set as per configuration 254d = Digital volume control is set to 26.5 dB 255d = Digital volume control is set to 27 dB	串扰、采样值问题对策：9dB，后续根据需要调整	1
6	1			1
5	0			0
4	0			1
3	1			1
2	0			0
1	0			1
0	1			1

	01011000	Address : 0x58		0x80
	10000000	Default Value : 0x80		10000000
bit	default	Definition	Description	Setting
7	1	Channel 6 gain calibration. 0d = Gain calibration is set to -0.8 dB 1d = Gain calibration is set to -0.7 dB 2d = Gain calibration is set to -0.6 dB 3d to 7d = Gain calibration is set as per configuration 8d = Gain calibration is set to 0 dB 9d = Gain calibration is set to 0.1 dB 10d to 13d = Gain calibration is set as per configuration 14d = Gain calibration is set to 0.6 dB 15d = Gain calibration is set to 0.7 dB	Default	1
6	0			0
5	0			0
4	0			0
3	0			0
2	0			0
1	0			0
0	0			0

	01011001	Address : 0x59		0x00
	00000000	Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Channel 6 phase calibration with modulator clock resolution. 0d = No phase calibration 1d = Phase calibration delay is set to one cycle of the modulator clock 2d = Phase calibration delay is set to two cycles of the modulator clock 3d to 254d = Phase calibration delay as per configuration 255d = Phase calibration delay is set to 255 cycles of the modulator clock	Default	0
6	0			0
5	0			0
4	0			0
3	0			0
2	0			0
1	0			0
0	0			0

	01100100	Address : 0x64		0x00
	00000000	Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Channel 1 input (IN1P and IN1M) scan for diagnostics. 0d = Diagnostic disabled 1d = Diagnostic enabled	Default	0
6	0	Channel 2 input (IN2P and IN2M) scan for diagnostics. 0d = Diagnostic disabled 1d = Diagnostic enabled	Default	0
5	0	Channel 3 input (IN3P and IN3M) scan for diagnostics. 0d = Diagnostic disabled 1d = Diagnostic enabled	Default	0
4	0	Channel 4 input (IN4P and IN4M) scan for diagnostics. 0d = Diagnostic disabled 1d = Diagnostic enabled	Default	0
3	0	Channel 5 input (IN5P and IN5M) scan for diagnostics. Applicable only for PCM6x60-Q1. 0d = Diagnostic disabled 1d = Diagnostic enabled	Default	0
2	0	Channel 6 input (IN6P and IN6M) scan for diagnostics. Applicable only for PCM6x60-Q1. 0d = Diagnostic disabled 1d = Diagnostic enabled	Default	0

1	0	INxM pin diagnostics scan selection for single-ended configuration. 0d = INxM pins of single-ended channels are excluded for diagnosis 1d = INxM pins of single-ended channels are included for diagnosis	Default	0
0	0	AC-coupled channels pins scan selection for diagnostics. 0d = INxP and INxM pins of AC-coupled channels are excluded for diagnosis 1d = INxP and INxM pins of AC-coupled channels are included for diagnosis	DC-coupled, 对象外	0

01100101		Address : 0x65		0x37
00110111		Default Value : 0x37		00110111
bit	default	Definition	Description	Setting
7	0	INxP and INxM terminal short detect threshold. 0d = INxP and INxM terminal short detect threshold value is 0 mV (typ)	Default	0
6	0	1d = INxP and INxM terminal short detect threshold value is 30 mV (typ)		0
5	1	2d = INxP and INxM terminal short detect threshold value is 60 mV (typ)		1
4	1	10d to 13d = INxP and INxM terminal short detect threshold value is set as per configuration		1
3	0	14d = INxP and INxM terminal short detect threshold value is 420 mV (typ)	Default	0
2	1	15d = INxP and INxM terminal short detect threshold value is 450 mV (typ)		1
1	1	Short to VBAT_IN detect threshold.		1
0	1	0d = Short to VBAT_IN detect threshold value is 0 mV (typ)		1

01100110		Address : 0x66		0x87
10000111		Default Value : 0x87		10000111
bit	default	Definition	Description	Setting
7	1	Short to ground detect threshold.	Default	1
6	0	0d = Short to ground detect threshold value is 0 mV (typ)		0
5	0	1d = Short to ground detect threshold value is 60 mV (typ)		0
4	0	2d = Short to ground detect threshold value is 120 mV (typ)		0
3	0	10d to 13d = Short to ground detect threshold value is set as per configuration	Default	0
2	1	14d = Short to ground detect threshold value is 840 mV (typ)		1
1	1	15d = Short to ground detect threshold value is 900 mV (typ)		1
0	1	Short to MICBIAS detect threshold.		1

01100111		Address : 0x67		0xB8
10111000		Default Value : 0xB8		10111000
bit	default	Definition	Description	Setting
7	1	Fault monitoring scan repetition rate.	ch1~6: Diagnostic disabled selected	1
6	0	0d = Continuous back to back scanning of selected channels input pins without any idle time		0
5	1	1d = Fault monitoring repetition rate of 1 ms for selected channels input pins scanning		1
4	1	2d = Fault monitoring repetition rate of 4 ms for selected channels input pins scanning		1
3	1	3d = Fault monitoring repetition rate of 8 ms for selected channels input pins scanning		1
2	0	Reserved		0
1	0	Debounce count for all the faults (except VBAT_IN short when VBAT_IN < MICBIAS).		0
0	0	0d = 16 counts for debounce to filter-out any false faults detection		0

01101000		Address : 0x68		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Moving average configuration. 0d = Moving average disabled 1d = Moving average enabled with 0.5 weightage for old scanned data and new scanned data	Moving average禁用	0

6	0	new scanned data 2d = Moving average enabled with 0.75 weightage for old scanned data and 0.25 weightage for new scanned data 3d = Reserved	Moving average禁用	0
5	0	Moving average configuration for MICBIAS high and low load current fault detection 0d = Moving average as defined by DIAG_MOV_AVG_CFG setting 1d = Moving average is forced disabled for MICBIAS load current fault detection to achieve faster response time	Moving average禁用，设定无效	0
4	0	Moving average configuration for over temperature fault detection 0d = Moving average as defined by DIAG_MOV_AVG_CFG setting 1d = Moving average is forced disabled for over temperature fault detection to achieve faster response time	Moving average禁用，设定无效	0
3	0	Reserved		0
2	0			0
1	0			0
0	0			0

01101011		Address : 0x6B		0x01
00000001		Default Value : 0x01		00000001
bit	default	Definition	Description	Setting
7	0	Reserved		0
6	0			0
5	0	Decimation filter response. 0d = Linear phase	Channel summation mode关闭	0
4	0	1d = Low latency 2d = Ultra-low latency		0
3	0	Channel summation mode for higher SNR 0d = Channel summation mode is disabled 1d = 2-channel summation mode is enabled to generate a (CH1 + CH2) / 2 and a (CH3 + CH4) / 2 output		0
2	0	2d = 4-channel summation mode is enabled to generate a (CH1 + CH2 + CH3 + CH4) / 4 output 3d = Reserved		0
1	0	High-pass filter (HPF) selection. 0d = Programmable first-order IIR filter for a custom HPF with default coefficient values in P4_R72 to P4_R83 set as the all-pass filter	通过右侧设置高通滤波器 *回路参照	0
0	1	1d = HPF with a cutoff of 0.00025 x fS (12 Hz at fS = 48 kHz) is selected 2d = HPF with a cutoff of 0.002 x fS (96 Hz at fS = 48 kHz) is selected 3d = HPF with a cutoff of 0.008 x fS (384 Hz at fS = 48 kHz) is selected		1

01101100		Address : 0x6C		0x48
01001000		Default Value : 0x48		01001000
bit	default	Definition	Description	Setting
7	0	DVOL control ganged across channels. 0d = Each channel has its own DVOL CTRL settings as programmed in the CHx_DVOL bits 1d = All active channels must use the channel 1 DVOL setting (CH_DVOL) irrespective of whether channel 1 is turned on or not	每个通道数字增益分别控制	0
6	1	Number of biquads per channel configuration. 0d = No biquads per channel; biquads are all disabled 1d = 1 biquad per channel	每个通道两个滤波器	1
5	0	2d = 2 biquads per channel 3d = 3 biquads per channel		0
4	0	Soft-stepping disable during DVOL change, mute, and unmute. 0d = Soft-stepping enabled 1d = Soft-stepping disabled	Soft-stepping有效	0
3	1	AGC master enable setting. 0d = Reserved; Write always 1 to this register bit 1d = AGC selected as configured for each channel using CHx_CFG0 register		1
2	0	Reserved		0
1	0	Reserved		0
0	0	Reserved		0

01110000		Address : 0x70		0x00
11100111		Default Value : 0xE7		00000000
bit	default	Definition	Description	Setting
7	1	AGC output signal target level. 0d = Output signal target level is -6 dB	-6dB暂定 *回路参照	0
6	1	1d = Output signal target level is -8 dB 2d = Output signal target level is -10 dB		0
5	1	3d to 13d = Output signal target level is as per configuration 14d = Output signal target level is -34 dB 15d = Output signal target level is -36 dB		0
4	0			0
3	0	AGC maximum gain allowed. 0d = Maximum gain allowed is 3 dB	3dB暂定 *回路参照	0
2	1	1d = Maximum gain allowed is 6 dB 2d = Maximum gain allowed is 9 dB		0
1	1	3d to 11d = Maximum gain allowed is as per configuration 12d = Maximum gain allowed is 39 dB 13d = Maximum gain allowed is 42 dB		0
0	1	14d to 15d = Reserved		0

	01110011	Address : 0x73	
	11111100	Default Value : 0xFC	
bit	default	Definition	Description
7	1	Input channel 1 enable setting. 0d = Channel 1 is disabled 1d = Channel 1 is enabled	Default
6	1	Input channel 2 enable setting. 0d = Channel 2 is disabled 1d = Channel 2 is enabled	Default
5	1	Input channel 3 enable setting. 0d = Channel 3 is disabled 1d = Channel 3 is enabled	Default
4	1	Input channel 4 enable setting. 0d = Channel 4 is disabled 1d = Channel 4 is enabled	Default
3	1	Input channel 5 enable setting. Applicable only for PCM6x60-Q1. 0d = Channel 5 is disabled 1d = Channel 5 is enabled	Default
2	1	Input channel 6 enable setting. Applicable only for PCM6x60-Q1. 0d = Channel 6 is disabled 1d = Channel 6 is enabled	Default
1	0	Reserved	
0	0	Reserved	

0xFC
11111100
Setting
1
1
1
1
1
1
0
0

	01110100	Address : 0x74	
	00000000	Default Value : 0x0	
bit	default	Definition	Description
7	0	ASI output channel 1 enable setting. 0d = Channel 1 output slot is in a tri-state condition 1d = Channel 1 output slot is enabled	slot使用
6	0	ASI output channel 2 enable setting. 0d = Channel 2 output slot is in a tri-state condition 1d = Channel 2 output slot is enabled	slot使用
5	0	ASI output channel 3 enable setting. 0d = Channel 3 output slot is in a tri-state condition 1d = Channel 3 output slot is enabled	slot使用
4	0	ASI output channel 4 enable setting. 0d = Channel 4 output slot is in a tri-state condition 1d = Channel 4 output slot is enabled	slot使用
3	0	ASI output channel 5 enable setting. Applicable only for PCM6x60-Q1. 0d = Channel 5 output slot is in a tri-state condition 1d = Channel 5 output slot is enabled	slot使用
2	0	ASI output channel 6 enable setting. Applicable only for PCM6x60-Q1. 0d = Channel 6 output slot is in a tri-state condition 1d = Channel 6 output slot is enabled	slot使用
1	0	Reserved	
0	0	Reserved	

0xFC
11111100
Setting
1
1
1
1
1
1
0
0

	01110101	Address : 0x75	
	00000000	Default Value : 0x0	
bit	default	Definition	Description
7	0	Power control for MICBIAS. 0d = Power down MICBIAS 1d = Power up MICBIAS	打开MICBIAS
6	0	Power control for ADC channels. 0d = Power down all ADC channels 1d = Power up all enabled ADC channels	打开所有通道
5	0	Power control for the PLL. 0d = Power down the PLL 1d = Power up the PLL	打开PLL
4	0	Dynamic channel power-up, power-down enable. 0d = Channel power-up, power-down is not supported if any channel recording is on 1d = Channel can be powered up or down individually, even if channel recording is on. Do not powered-down channel 1 if this bit is set to '1'	
3	0	Dynamic mode maximum channel select configuration. 0d = Channel 1 and channel 2 are used with dynamic channel power-up, power-down feature enabled 1d = Channel 1 to channel 4 are used with dynamic channel power-up, power-down feature enabled	
2	0	2d = Channel 1 to channel 6 are used with dynamic channel power-up, power-down feature enabled	
1	0	Reserved	
0	0	Reserved	

0xF8
11111000
Setting
1
1
1
1
1
0
0
0

	01110110	Address : 0x76	
	00000000	Default Value : 0x0	
bit	default	Definition	Description
7	0	ADC channel 1 power status. 0d = ADC channel is powered down 1d = ADC channel is powered up	
6	0	ADC channel 2 power status. 0d = ADC channel is powered down 1d = ADC channel is powered up	
5	0	ADC channel 3 power status. 0d = ADC channel is powered down 1d = ADC channel is powered up	

0x0
00000000
Setting
0
0
0

4	0	ADC channel 4 power status. 0d = ADC channel is powered down 1d = ADC channel is powered up		0
3	0	ADC channel 5 power status. Applicable only for PCM6x60-Q1. 0d = ADC channel is powered down 1d = ADC channel is powered up		0
2	0	ADC channel 6 power status. Applicable only for PCM6x60-Q1. 0d = ADC channel is powered down 1d = ADC channel is powered up		0
1	0	Reserved		0
0	0	Reserved		0

	01110111	Address : 0x77		0x80
	10000000	Default Value : 0x80		10000000
bit	default	Definition	Description	Setting
7	1	Device mode status.		1
6	0	4d = Device is in sleep mode or software shutdown mode		0
5	0	6d = Device is in active mode with all ADC channels turned off 7d = Device is in active mode with at least one ADC channel turned on		0
4	0	Boost power up status. 0d = Boost is powered down 1d = Boost is powered up		0
3	0	MICBIAS power up status. 0d = MICBIAS is powered down 1d = MICBIAS is powered up		0
2	0	ADC channel power down status caused by INxx inputs faults. 0d = No ADC channel is powered down caused by INxx inputs faults 1d = Atleast a ADC channel is powered down caused by INxx inputs faults		0
1	0	ADC channel power down status caused by MICBIAS faults. 0d = No ADC channel is powered down caused by MICBIAS faults 1d = All ADC channels are powered down caused by MICBIAS faults		0
0	0	Manual recovery (self-clearing bit). 0d = No effect 1d = Recheck all fault status and re-powerup ADC channels and/or MICBIAS if they do not have any faults. Before setting this bit, reset P0_R58 register and re-configure P0_R58 to desired setting only after manual recover gets over.		0

	01111110	Address : 0x7E		0x00
	00000000	Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	These bits return the I2C transactions checksum value. Writing to this register resets the checksum to the written value. This register is updated on writes to other registers on all pages.	checksum用	0
6	0			0
5	0			0
4	0			0
3	0			0
2	0			0
1	0			0
0	0			0

page 0x01		00000000	Address : 0x00		0x01	
		00000000	Default Value : 0x00		00000001	
	bit	default	Definition	Description	Setting	
	7	0	These bits set the device page. 0d = Page 0 1d = Page 1 ... 255d = Page 255	page页选择 page0x00选择00 page0x01选择01	0	
	6	0			0	
	5	0			0	
	4	0			0	
	3	0			0	
	2	0			0	
	1	0			0	
	0	0			0	
						1

00010110		Address : 0x16		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	MICBIAS internal load sink setting. 0d = MICBIAS internal load sink is enabled with setting automatically calculated based on device configuration 1d = MICBIAS internal load sink is enabled based on D6-4 register bits; This setting must be used for single-ended AC-coupled input to support high signal swing	Default	0
6	0	MICBIAS internal load sink current value 0d = MICBIAS internal load sink current is set to 0 mA (typ)	Default	0
5	0	1d = MICBIAS internal load sink current is set to 4.3 mA (typ)		0
		2d = MICBIAS internal load sink current is set to 8.6 mA (typ)		
		3d = MICBIAS internal load sink current is set to 12.9 mA (typ)		
4	0	4d = MICBIAS internal load sink current is set to 17.2 mA (typ)	0	
		5d = MICBIAS internal load sink current is set to 21.5 mA (typ)		
		6d = MICBIAS internal load sink current is set to 25.8 mA (typ)		
3	0	7d = MICBIAS internal load sink current is set to 30.1 mA (typ)	0	
2	0	Reserved		0
1	0			0
0	0			0

	00101100	Address : 0x2C		0x00
	00000000	Default Value : 0x00		00000000
bit	default	Definition	Description	Setting

7	0	Fault status for an ASI bus clock error. 0d = No fault detected 1d = Fault detected		0
6	0	Status of PLL lock. 0d = No PLL lock detected 1d = PLL lock detected		0
5	0	Fault status for boost or MICBIAS over temperature. 0d = No fault detected 1d = Fault detected		0
4	0	Fault status for boost or MICBIAS over current. 0d = No fault detected 1d = Fault detected		0
3	0	Reserved		0
2	0	Reserved		0
1	0	Reserved		0
0	0	Reserved		0

00101101		Address : 0x2D		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Status of CH1_LIVE. 0d = No faults occurred in channel 1 1d = Atleast a fault has occurred in channel 1		0
6	0	Status of CH2_LIVE. 0d = No faults occurred in channel 2 1d = Atleast a fault has occurred in channel 2		0
5	0	Status of CH3_LIVE. 0d = No faults occurred in channel 3 1d = Atleast a fault has occurred in channel 3		0
4	0	Status of CH4_LIVE. 0d = No faults occurred in channel 4 1d = Atleast a fault has occurred in channel 4		0
3	0	Status of CH5_LIVE. Applicable only for PCM6x60-Q1. 0d = No faults occurred in channel 5 1d = Atleast a fault has occurred in channel 5		0
2	0	Status of CH6_LIVE. Applicable only for PCM6x60-Q1. 0d = No faults occurred in channel 6 1d = Atleast a fault has occurred in channel 6		0
1	0	Status of short to VBAT_IN fault detected when VBAT_IN is less than MICBIAS. 0d = Short to VBAT_IN fault when VBAT_IN is less than MICBIAS has not occurred in any channel 1d = Short to VBAT_IN fault when VBAT_IN is less than MICBIAS has occurred in atleast one channel		0
0	0	Reserved		0

00101110		Address : 0x2E		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Channel 1 open input fault status. 0d = No open input detected 1d = Open input detected		0
6	0	Channel 1 input pair short fault status. 0d = No input pair short detected 1d = Input short to each other detected		0
5	0	Channel 1 IN1P short to ground fault status. 0d = IN1P no short to ground detected 1d = IN1P short to ground detected		0
4	0	Channel 1 IN1M short to ground fault status. 0d = IN1M no short to ground detected 1d = IN1M short to ground detected		0
3	0	Channel 1 IN1P short to MICBIAS fault status. 0d = IN1P no short to MICBIAS detected 1d = IN1P short to MICBIAS detected		0
2	0	Channel 1 IN1M short to MICBIAS fault status. 0d = IN1M no short to MICBIAS detected 1d = IN1M short to MICBIAS detected		0
1	0	Channel 1 IN1P short to VBAT_IN fault status. 0d = IN1P no short to VBAT_IN detected 1d = IN1P short to VBAT_IN detected		0
0	0	Channel 1 IN1M short to VBAT_IN fault status. 0d = IN1M no short to VBAT_IN detected 1d = IN1M short to VBAT_IN detected		0

00101111		Address : 0x2F		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Channel 2 open input fault status. 0d = No open input detected 1d = Open input detected		0
6	0	Channel 2 input pair short fault status. 0d = No input pair short detected 1d = Input short to each other detected		0
5	0	Channel 2 IN2P short to ground fault status. 0d = IN2P no short to ground detected 1d = IN2P short to ground detected		0
4	0	Channel 2 IN2M short to ground fault status. 0d = IN2M no short to ground detected 1d = IN2M short to ground detected		0

3	0	Channel 2 IN2P short to MICBIAS fault status. 0d = IN2P no short to MICBIAS detected 1d = IN2P short to MICBIAS detected		0
2	0	Channel 2 IN2M short to MICBIAS fault status. 0d = IN2M no short to MICBIAS detected 1d = IN2M short to MICBIAS detected		0
1	0	Channel 2 IN2P short to VBAT_IN fault status. 0d = IN2P no short to VBAT_IN detected 1d = IN2P short to VBAT_IN detected		0
0	0	Channel 2 IN2M short to VBAT_IN fault status. 0d = IN2M no short to VBAT_IN detected 1d = IN2M short to VBAT_IN detected		0

00110000		Address : 0x30		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Channel 3 open input fault status. 0d = No open input detected 1d = Open input detected		0
6	0	Channel 3 input pair short fault status. 0d = No input pair short detected 1d = Input short to each other detected		0
5	0	Channel 3 IN3P short to ground fault status. 0d = IN3P no short to ground detected 1d = IN3P short to ground detected		0
4	0	Channel 3 IN3M short to ground fault status. 0d = IN3M no short to ground detected 1d = IN3M short to ground detected		0
3	0	Channel 3 IN3P short to MICBIAS fault status. 0d = IN3P no short to MICBIAS detected 1d = IN3P short to MICBIAS detected		0
2	0	Channel 3 IN3M short to MICBIAS fault status. 0d = IN3M no short to MICBIAS detected 1d = IN3M short to MICBIAS detected		0
1	0	Channel 3 IN3P short to VBAT_IN fault status. 0d = IN3P no short to VBAT_IN detected 1d = IN3P short to VBAT_IN detected		0
0	0	Channel 3 IN3M short to VBAT_IN fault status. 0d = IN3M no short to VBAT_IN detected 1d = IN3M short to VBAT_IN detected		0

00110001		Address : 0x31		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Channel 4 open input fault status. 0d = No open input detected 1d = Open input detected		0
6	0	Channel 4 input pair short fault status. 0d = No input pair short detected 1d = Input short to each other detected		0
5	0	Channel 4 IN4P short to ground fault status. 0d = IN4P no short to ground detected 1d = IN4P short to ground detected		0
4	0	Channel 4 IN4M short to ground fault status. 0d = IN4M no short to ground detected 1d = IN4M short to ground detected		0
3	0	Channel 4 IN4P short to MICBIAS fault status. 0d = IN4P no short to MICBIAS detected 1d = IN4P short to MICBIAS detected		0
2	0	Channel 4 IN4M short to MICBIAS fault status. 0d = IN4M no short to MICBIAS detected 1d = IN4M short to MICBIAS detected		0
1	0	Channel 4 IN4P short to VBAT_IN fault status. 0d = IN4P no short to VBAT_IN detected 1d = IN4P short to VBAT_IN detected		0
0	0	Channel 4 IN4M short to VBAT_IN fault status. 0d = IN4M no short to VBAT_IN detected 1d = IN4M short to VBAT_IN detected		0

00110010		Address : 0x32		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Channel 5 open input fault status. 0d = No open input detected 1d = Open input detected		0
6	0	Channel 5 input pair short fault status. 0d = No input pair short detected 1d = Input short to each other detected		0
5	0	Channel 5 IN5P short to ground fault status. 0d = IN5P no short to ground detected 1d = IN5P short to ground detected		0
4	0	Channel 5 IN5M short to ground fault status. 0d = IN5M no short to ground detected 1d = IN5M short to ground detected		0
3	0	Channel 5 IN5P short to MICBIAS fault status. 0d = IN5P no short to MICBIAS detected 1d = IN5P short to MICBIAS detected		0
2	0	Channel 5 IN5M short to MICBIAS fault status. 0d = IN5M no short to MICBIAS detected 1d = IN5M short to MICBIAS detected		0

1	0	Channel 5 IN5P short to VBAT_IN fault status. 0d = IN5P no short to VBAT_IN detected 1d = IN5P short to VBAT_IN detected		0
0	0	Channel 5 IN5M short to VBAT_IN fault status. 0d = IN5M no short to VBAT_IN detected 1d = IN5M short to VBAT_IN detected		0

	00110011	Address : 0x33		0x00
	00000000	Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Channel 6 open input fault status. 0d = No open input detected 1d = Open input detected		0
6	0	Channel 6 input pair short fault status. 0d = No input pair short detected 1d = Input short to each other detected		0
5	0	Channel 6 IN6P short to ground fault status. 0d = IN6P no short to ground detected 1d = IN6P short to ground detected		0
4	0	Channel 6 IN6M short to ground fault status. 0d = IN6M no short to ground detected 1d = IN6M short to ground detected		0
3	0	Channel 6 IN6P short to MICBIAS fault status. 0d = IN6P no short to MICBIAS detected 1d = IN6P short to MICBIAS detected		0
2	0	Channel 6 IN6M short to MICBIAS fault status. 0d = IN6M no short to MICBIAS detected 1d = IN6M short to MICBIAS detected		0
1	0	Channel 6 IN6P short to VBAT_IN fault status. 0d = IN6P no short to VBAT_IN detected 1d = IN6P short to VBAT_IN detected		0
0	0	Channel 6 IN6M short to VBAT_IN fault status. 0d = IN6M no short to VBAT_IN detected 1d = IN6M short to VBAT_IN detected		0

	00110101	Address : 0x35		0x00
	00000000	Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Channel 1 IN1P over voltage fault status. 0d = No IN1P over voltage fault detected 1d = IN1P over voltage fault has detected		0
6	0	Channel 2 IN2P over voltage fault status. 0d = No IN2P over voltage fault detected 1d = IN2P over voltage fault has detected		0
5	0	Channel 3 IN3P over voltage fault status. 0d = No IN3P over voltage fault detected 1d = IN3P over voltage fault has detected		0
4	0	Channel 4 IN4P over voltage fault status. 0d = No IN4P over voltage fault detected 1d = IN4P over voltage fault has detected		0
3	0	Channel 5 IN5P over voltage fault status. Applicable only for PCM6x60-Q1. 0d = No IN5P over voltage fault detected 1d = IN5P over voltage fault has detected		0
2	0	Channel 6 IN6P over voltage fault status. Applicable only for PCM6x60-Q1. 0d = No IN6P over voltage fault detected 1d = IN6P over voltage fault has detected		0
1	0	Reserved		0
0	0			0

	00110111	Address : 0x37		0x00
	00000000	Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Fault status for MICBIAS high current. 0d = No fault detected 1d = Fault detected		0
6	0	Fault status for MICBIAS low current 0d = No fault detected 1d = Fault detected		0
5	0	Fault status for MICBIAS over voltage. 0d = No fault detected 1d = Fault detected		0
4	0	Reserved		0
3	0			0
2	0			0
1	0			0
0	0			0

	01010101	Address : 0x55		0x40
	01000000	Default Value : 0x40		01000000
bit	default	Definition	Description	Setting
7	0	MICBIAS overvoltage fault detection threshold above MICBIAS programmed voltage. 0d = No threshold over programmed voltage	MICBIAS过压40mV阈值	0
6	1	1d = 10 mV (typ) threshold over programmed voltage 2d = 40 mV (typ) threshold over programmed voltage (default) 3d to 6d = Threshold value is set as per configuration with step size of 30mV (typ)		1
5	0	7d = 190 mV (typ) threshold over programmed voltage (default)		0
4	0			0

0
0
0
0

[illegible][illegible][illegible][illegible][illegible][illegible]

0x00
00000000
Setting
0
0
0
0
0
0

0		0		0	
01100000		Address : 0x60			
00000000		Default Value : 0x00			
bit	default	Definition		Description	
7	0	Diagnostic SAR monitor data MSB byte			
6	0				
5	0				
4	0				
3	0				
2	0				
1	0				
0	0				
01100001		Address : 0x61			
00000011		Default Value : 0x03			
bit	default	Definition		Description	
7	0	Diagnostic SAR monitor data LSB nibble			
6	0				
5	0				
4	0				
3	0	Channel ID value			
2	0				
1	1				
0	1				
01100010		Address : 0x62			
00000000		Default Value : 0x00			
bit	default	Definition		Description	
7	0	Diagnostic SAR monitor data MSB byte			
6	0				
5	0				
4	0				
3	0				
2	0				
1	0				
0	0				
01100011		Address : 0x63			
00000100		Default Value : 0x04			
bit	default	Definition		Description	
7	0	Diagnostic SAR monitor data LSB nibble			
6	0				
5	0				
4	0				
3	0	Channel ID value			
2	1				
1	0				
0	0				
01100100		Address : 0x64			
00000000		Default Value : 0x00			
bit	default	Definition		Description	
7	0	Diagnostic SAR monitor data MSB byte			
6	0				
5	0				
4	0				
3	0				
2	0				
1	0				
0	0				
01100101		Address : 0x65			
00000101		Default Value : 0x05			
bit	default	Definition		Description	
7	0	Diagnostic SAR monitor data LSB nibble			
6	0				
5	0				
4	0				
3	0	Channel ID value			
2	1				
1	0				
0	1				
01100110		Address : 0x66			
00000000		Default Value : 0x00			
bit	default	Definition		Description	
7	0	Diagnostic SAR monitor data MSB byte			
6	0				
5	0				
4	0				
3	0				
2	0				
1	0				
0	0				
01100111		Address : 0x67			
00000110		Default Value : 0x06			
bit	default	Definition		Description	
7	0				

0	
0x00	
00000000	
Setting	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	
0	

6	0	Diagnostic SAR monitor data LSB nibble		0
5	0			0
4	0			0
3	0			0
2	1	Channel ID value		1
1	1			1
0	0			0

01101000		Address : 0x68		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Diagnostic SAR monitor data MSB byte		0
6	0			0
5	0			0
4	0			0
3	0			0
2	0			0
1	0			0
0	0			0

01101001		Address : 0x69		0x07
00000111		Default Value : 0x07		00000111
bit	default	Definition	Description	Setting
7	0	Diagnostic SAR monitor data LSB nibble		0
6	0			0
5	0			0
4	0			0
3	0	Channel ID value		0
2	1			1
1	1			1
0	1			1

01101010		Address : 0x6A		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Diagnostic SAR monitor data MSB byte		0
6	0			0
5	0			0
4	0			0
3	0			0
2	0			0
1	0			0
0	0			0

01101011		Address : 0x6B		0x08
00001000		Default Value : 0x08		00001000
bit	default	Definition	Description	Setting
7	0	Diagnostic SAR monitor data LSB nibble		0
6	0			0
5	0			0
4	0			0
3	1	Channel ID value		1
2	0			0
1	0			0
0	0			0

01101100		Address : 0x6C		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Diagnostic SAR monitor data MSB byte		0
6	0			0
5	0			0
4	0			0
3	0			0
2	0			0
1	0			0
0	0			0

01101101		Address : 0x6D		0x09
00001001		Default Value : 0x09		00001001
bit	default	Definition	Description	Setting
7	0	Diagnostic SAR monitor data LSB nibble		0
6	0			0
5	0			0
4	0			0
3	1	Channel ID value		1
2	0			0
1	0			0
0	1			1

01101110		Address : 0x6E		0x00
00000000		Default Value : 0x00		00000000
bit	default	Definition	Description	Setting
7	0	Diagnostic SAR monitor data MSB byte		0
6	0			0
5	0			0
4	0			0
3	0			0
2	0			0
1	0			0

0		0		0	
01101111		Address : 0x6F			
00001010		Default Value : 0x0A			
bit	default	Definition		Description	
7	0	Diagnostic SAR monitor data LSB nibble			
6	0				
5	0				
4	0				
3	1	Channel ID value			
2	0				
1	1				
0	0				
01110000		Address : 0x70			
00000000		Default Value : 0x00			
bit	default	Definition		Description	
7	0	Diagnostic SAR monitor data MSB byte			
6	0				
5	0				
4	0				
3	0				
2	0				
1	0				
0	0				
01110001		Address : 0x71			
00001011		Default Value : 0x0B			
bit	default	Definition		Description	
7	0	Diagnostic SAR monitor data LSB nibble			
6	0				
5	0				
4	0				
3	1	Channel ID value			
2	0				
1	1				
0	1				
01110010		Address : 0x72			
00000000		Default Value : 0x00			
bit	default	Definition		Description	
7	0	Diagnostic SAR monitor data MSB byte			
6	0				
5	0				
4	0				
3	0				
2	0				
1	0				
0	0				
01110011		Address : 0x73			
00001100		Default Value : 0x0C			
bit	default	Definition		Description	
7	0	Diagnostic SAR monitor data LSB nibble			
6	0				
5	0				
4	0				
3	1	Channel ID value			
2	1				
1	0				
0	0				
01110100		Address : 0x74			
00000000		Default Value : 0x00			
bit	default	Definition		Description	
7	0	Diagnostic SAR monitor data MSB byte			
6	0				
5	0				
4	0				
3	0				
2	0				
1	0				
0	0				
01110101		Address : 0x75			
00001101		Default Value : 0x0D			
bit	default	Definition		Description	
7	0	Diagnostic SAR monitor data LSB nibble			
6	0				
5	0				
4	0				
3	1	Channel ID value			
2	1				
1	0				
0	1				
01110110		Address : 0x76			
00000000		Default Value : 0x00			
bit	default	Definition		Description	
7	0				

0	
0x0A	
00001010	
Setting	
0	
0	
0	
0	
1	
0	
1	
0	
0x00	
00000000	
Setting	
0	
0	
0	
0	
0	
0	
0	
0	
0x0B	
00001011	
Setting	
0	
0	
0	
0	
1	
0	
1	
1	
0x00	
00000000	
Setting	
0	
0	
0	
0	
0	
0	
0	
0	
0x0C	
00001100	
Setting	
0	
0	
0	
0	
1	
1	
0	
0	
0x00	
00000000	
Setting	
0	
0	
0	
0	
0	
0	
0	
0	
0x0D	
00001101	
Setting	
0	
0	
0	
0	
1	
1	
0	
1	
0x00	
00000000	
Setting	
0	

6	0	Diagnostic SAR monitor data MSB byte	
5	0		
4	0		
3	0		
2	0		
1	0		
0	0		

0
0
0
0
0
0
0
0

01110111		Address : 0x77	
00001110		Default Value : 0x0E	
bit	default	Definition	Description
7	0	Diagnostic SAR monitor data LSB nibble	
6	0		
5	0		
4	0		
3	1		
2	1	Channel ID value	
1	1		
0	0		

0x0E
00001110
Setting
0
0
0
0
1
1
1
0

01111000		Address : 0x78	
00000000		Default Value : 0x00	
bit	default	Definition	Description
7	0	Diagnostic SAR monitor data MSB byte	
6	0		
5	0		
4	0		
3	0		
2	0		
1	0		
0	0		

0x00
00000000
Setting
0
0
0
0
0
0
0
0

01111001		Address : 0x79	
00001111		Default Value : 0x0F	
bit	default	Definition	Description
7	0	Diagnostic SAR monitor data LSB nibble	
6	0		
5	0		
4	0		
3	1		
2	1	Channel ID value	
1	1		
0	1		

0x0F
00001111
Setting
0
0
0
0
1
1
1
1