

# ***AC-Coupling Between Differential LVPECL, LVDS, HSTL, and CML***

*Kal Mustafa/Chris Sterzik*
*High Performance Analog*

## **ABSTRACT**

This report provides a quick reference of ac-coupling techniques for interfacing between different logic levels. The four differential signaling levels found in this report are low-voltage positive-referenced emitter coupled logic (LVPECL), low-voltage differential signals (LVDS), high-speed transceiver logic (HSTL), and current-mode logic (CML). From these four differential signaling levels, 16 interface cases are provided.

## **Contents**

<b>1</b>	<b>AC-Coupling .....</b>	<b>3</b>
	1.1 LVPECL.....	5
	1.2 LVDS .....	8
	1.3 CML .....	12
	1.4 HSTL .....	15
<b>2</b>	<b>References.....</b>	<b>20</b>

## **Figures**

Figure 1.	AC-Coupling to Shift Common-Mode Voltage .....	3
Figure 2.	Input and Output Parameters .....	4
Figure 3.	LVPECL to LVPECL.....	5
Figure 4.	LVPECL to LVPECL.....	6
Figure 5.	LVPECL to LVDS .....	6
Figure 6.	LVPECL to CML .....	7
Figure 7.	LVPECL to CML Converter .....	7
Figure 8.	LVPECL to HSTL .....	8
Figure 9.	LVDS to LVPECL .....	8
Figure 10.	LVDS to LVPECL .....	9
Figure 11.	LVDS to LVDS .....	9
Figure 12.	LVDS to LVDS .....	10
Figure 13.	LVDS to CML.....	10
Figure 14.	LVDS to CML Translator .....	11
Figure 15.	LVDS to HSTL .....	11
Figure 16.	CML to LVPECL .....	12
Figure 17.	CML to LVPECL .....	12
Figure 18.	CML to LVDS.....	13
Figure 19.	CML to LVDS.....	13
Figure 20.	CML to CML .....	14
Figure 21.	CML to HSTL.....	14
Figure 22.	CML to HSTL.....	15
Figure 23.	HSTL to LVPECL .....	15

---


<b>Figure 24.</b>	<b>HSTL to LVPECL Converter.....</b>	<b>16</b>
<b>Figure 25.</b>	<b>HSTL to LVDS .....</b>	<b>16</b>
<b>Figure 26.</b>	<b>HSTL to LVDS .....</b>	<b>17</b>
<b>Figure 27.</b>	<b>HSTL to LVDS Converter .....</b>	<b>17</b>
<b>Figure 28.</b>	<b>HSTL to CML .....</b>	<b>18</b>
<b>Figure 29.</b>	<b>HSTL to HSTL .....</b>	<b>18</b>
<b>Figure 30.</b>	<b>HSTL to LVPECL to HSTL Using the CDCLVP110.....</b>	<b>19</b>

#### Tables

<b>Table 1.</b>	<b>Typical LVPECL, LVDS, HSTL, and CML Outputs .....</b>	<b>4</b>
<b>Table 2.</b>	<b>Typical LVPECL, LVDS, CML, and HSTL Input levels .....</b>	<b>4</b>
<b>Table 3.</b>	<b>Interface Table .....</b>	<b>5</b>

## 1 AC-Coupling

AC-coupling is used to change the common-mode voltage level when interconnecting different physical layers. A simple example is shown in Figure 1.




**Figure 1. AC-Coupling to Shift Common-Mode Voltage**

The capacitor in Figure 1 removes the dc component of the signal (common-mode voltage), while the ac component (voltage swing) is passed on. The resistor to  $V_{term}$  in Figure 1 represents the biasing structure used to set the common-mode voltage on the receiver side of the ac-coupling capacitor. Throughout this document the biasing structure is either part of the internal biasing of the receiver or an external resistor pullup and/or pulldown network.

In high-speed applications, ac-coupling is only recommended for dc-balanced signals. AC coupling generates base-line wander in high-speed serial data transmission which is non-dc balanced. Examples of dc-balanced signals are 50% duty cycle clocks, Manchester-coded data, and ANSI fiber channel 8B/10B encoded data.

The more common physical layers (PHYs) that appear in the telecom industry are LVDS, LVPECL, HSTL, and CML. In order to interface these different PHYs, it is important to understand the input and output levels of each<sup>1</sup>. The output and input levels for each of the PHYs are found in Table 1 and Table 2 respectively, and the output and input levels are illustrated in Figure 2.

<sup>1</sup> The actual integrated circuit structures, both input and output are also important, but the investigation of these is left to the reader.



**Figure 2. Input and Output Parameters**

**Table 1. Typical LVPECL, LVDS, HSTL, and CML Outputs**

Output	LVPECL	LVDS	HSTL	CML
$V_{OH} (Min)$	2.275 V	1.249	$V_{DDQ}^2 - 0.4$	$V_{CC}^3$
$V_{OL} (Max)$	1.68 V	1.252	0.4	$V_{CC} - 0.4 V$

**Table 2. Typical LVPECL, LVDS, CML, and HSTL Input levels**

Input	LVPECL	LVDS	HSTL	CML
$V_{IH} (Min)$	2.135 V	1.249	$V_{Ref} + 0.2$	$V_{CC}$
$V_{Ref}$ or $V_{CM}$	2	1.2	0.75	$V_{CC} - 0.2 V$
$V_{IL} (Max)$	1.825 V	1.252	$V_{Ref} - 0.2$	$V_{CC} - 0.4 V$
$V_{ID} (Min)$	310 mV	200 mV	400 mV	400 mV

The only standardized PHY is LVDS (TIA/EIA-644A); therefore, the interface circuits in this document are only recommended for devices that coincide with the values in Tables 1 and Table 2. The devices listed as examples in each interface circuit have been verified in bench testing.

<sup>2</sup>  $V_{DDQ} = 1.5 V \pm 10\%$


<sup>3</sup>  $V_{CC} = 3.3 V \pm 10\%$

**Table 3. Interface Table**


		TO			
		LVPECL	LVDS	CML	HSTL
FROM	LVPECL	See <a href="#">Figure 3</a> or <a href="#">Figure 4</a>	See <a href="#">Figure 5</a>	See <a href="#">Figure 6</a> or <a href="#">Figure 7</a>	See <a href="#">Figure 8</a>
	LVDS	See <a href="#">Figure 9</a> or <a href="#">Figure 10</a>	See <a href="#">Figure 11</a> or <a href="#">Figure 12</a>	See <a href="#">Figure 13</a> or <a href="#">Figure 14</a>	See <a href="#">Figure 15</a>
	CML	See <a href="#">Figure 16</a> or <a href="#">Figure 17</a>	See <a href="#">Figure 18</a> or <a href="#">Figure 19</a>	See <a href="#">Figure 20</a>	See <a href="#">Figure 21</a> or <a href="#">Figure 22</a>
	HSTL	See <a href="#">Figure 23</a> or <a href="#">Figure 24</a>	See <a href="#">Figure 25</a> , <a href="#">Figure 26</a> , or <a href="#">Figure 27</a>	See <a href="#">Figure 28</a>	See <a href="#">Figure 29</a>

### 1.1 LVPECL

The 150-Ω resistor is used to bias the LVPECL output (at  $V_{CC} - 1.3\text{ V}$ ) as well as provide a dc current path for the source current. The pullup and pulldown combination terminates the 50-Ω transmission line and establishes the LVPECL common-mode voltage of 2 V at the receiver.



**Figure 3. LVPECL to LVPECL**

Once again, the 150-Ω resistors are used to bias the LVPECL output (at  $V_{CC} - 1.3\text{ V}$ ) and provide a dc-current path for the source. The split termination with a capacitor is useful in eliminating common-mode noise manifested as differential skew between the true and complementary signals. The VBB output is provided on most LVPECL receivers.




**Figure 4. LVPECL to LVPECL**

The 150- $\Omega$  resistor is used to dc-bias the LVPECL output (at  $V_{CC} - 1.3$  V) as well as provide a dc current path for the source current. The external 100  $\Omega$  is used to terminate the differential 100- $\Omega$  transmission line impedance as well as provide sufficient signal swing to drive the wide common-mode LVDS receivers. For LVDS receivers with integrated 100- $\Omega$  termination the external 100- $\Omega$  resistor in Figure 5 is not required (e.g., SN65LVDT33, SN65LVDT100, and SN65LVDT122).



**Figure 5. LVPECL to LVDS**


In Figure 6, there are two resistors, the 150  $\Omega$  (R-bias) and  $R_a$ . The 150- $\Omega$  resistor is required to dc-bias the LVPECL outputs prior to ac-coupling. The value of R-bias ranges from 140  $\Omega$  to 240  $\Omega$ . In the case where the differential LVPECL output is larger than what the CML receiver can tolerate, then  $R_a$  should be used to attenuate the LVPECL output such that it meets the input voltage required for the CML receiver.



**Figure 6. LVPECL to CML**


For example, if the LVPECL output swing is 750 mV and the required CML receiver input is 400 mV, then the attenuation factor is 0.68, which requires  $R_a \cong 23 \Omega$ . In Figure 6 the CML receiver is assumed to be self-biased.

The SN65CML100 in Figure 7 can be used as an LVPECL to CML converter. The 50-Ω pullup resistors are required to bias the SN65CML100 outputs. The coupling capacitors on the inputs (optional, but shown for completeness) are used assuming that the LVPECL source is properly terminated.



**Figure 7. LVPECL to CML Converter**


The 150-Ω resistor is used to bias the LVPECL output (at  $V_{CC}-1.3 \text{ V}$ ) as well as provide a dc-current path for the source. The equivalent 50-Ω Thevenin resistors of R1 and R2 are used to terminate the trace impedance as well as to set the common-mode voltage ( $V_{CM} = 0.75 \text{ V}$ ) for the HSTL receiver.



**Figure 8. LVPECL to HSTL**

The Thevenin equivalent of the  $83\ \Omega$  and  $130\ \Omega$  in Figure 9, matches the  $50\text{-}\Omega$  transmission line impedance as well as sets the common-mode voltage ( $V_{CM} = 2\text{ V}$ ) for the LVPECL receiver.


## 1.2 LVDS



**Figure 9. LVDS to LVPECL**


Figure 10 is recommended when  $V_{BB}$  is available on the LVPECL receiver. The split termination with the capacitor to ground is useful in eliminating common-mode noise manifested as differential skew between the true and complementary signals.






**Figure 10. LVDS to LVPECL**

In Figure 11 is a combination of the more common 100- $\Omega$  termination and ac-coupling. It also assumes that the LVDS receiver does not include on-chip termination.




**Figure 11. LVDS to LVDS**

Figure 12 has an advantage over Figure 11 of correcting for (differential) skew mismatch between the true and complementary signals. Both Figure 11 and Figure 12 assume that the LVDS receiver is self-biased.




**Figure 12. LVDS to LVDS**

Most CML receivers have an on-chip termination, and there is no need for additional resistors to terminate the transmission line. The two 10-k $\Omega$  resistors are only required if the CML receiver is not self-biased and may vary from one vendor to another; see the manufacturer's data sheet for details.




**Figure 13. LVDS to CML**

The SN65CML100 has a wide-common mode receiver, which allows the device to be used as an LVDS to CML translator. Two 50- $\Omega$  pullup resistors are required to terminate the trace and bias the SN65CML100 output stage, as shown Figure 14. Figure 14 implies that the LVDS input is properly terminated.



**Figure 14. LVDS to CML Translator**


The value of the two resistors, R1 and R2 depends on the receiver supply voltage and the common-mode voltage range of the receiver. If the HSTL receiver has a 1.5-V supply, then R1 and R2 are 100  $\Omega$  each (50  $\Omega$  equivalent) to terminate the trace. For other supply voltages (see the note in Figure 7) R1 and R2 should be chosen such that their parallel combination matches the transmission line and the mid-point is set to the common-mode of the HSTL receiver ( $V_{CM} = 0.75$  V).



**Figure 15. LVDS to HSTL**


### 1.3 CML

The 50-Ω pullup resistors are used to dc-bias the CML outputs and provide a source termination to match the transmission line. Figure 16 assumes that the LVPECL input stage is self-biased.




**Figure 16. CML to LVPECL**

The 50-Ω pullup resistors are required for the SN65CML100 to bias and source-terminate the transmission line. R1 in Figure 17 should be larger than 50 Ω in case the CML output stage losses, in addition to the PCB losses, are too high to meet the minimum differential input voltage (VID) swing requirement of the LVPECL input stage.




**Figure 17. CML to LVPECL**

The 50-Ω pullup resistors are used to dc-bias and source-terminate the SN65CML100 outputs. The LVDS receiver has a wide input common-mode range (between 0 V and 2.4 V), that is, the receiver can accept any signal within the common-mode range and a differential swing of at least 100 mV. Figure 18, assumes a self-biased LVDS receiver.



**Figure 18. CML to LVDS**


The 50-Ω pullup resistors are required for the SN65CML100 to bias and source-terminate the transmission line. R1 in Figure 19 should be larger than 50 Ω in case the CML output stage losses, in addition to the PCB losses, are too high to meet the minimum (voltage input differential (VID) swing requirement of the LVDS input stage. Figure 19 assumes an internally generated bias voltage pin (VBB) is available.



**Figure 19. CML to LVDS**


CML comes in many distinctions; therefore, termination and bias structures are not applicable to all CML drivers and receivers. The 50-Ω pullup resistors, in Figure 20, are required to dc-bias the SN65CML100 and source-terminate the transmission line, while other CML drivers have integrated 50-Ω pullup resistors, which do not require the external 50-Ω pullup resistors.

The two 10-kΩ resistors are only required if the CML receiver is not self-biased and may vary from one vendor to another; see the manufacturer’s data sheet for details.




**Figure 20. CML to CML**

In Figure 21, the 50-Ω pullup resistors are required to dc-bias the SN65CML100 outputs. The parallel combination of R1 and R2 are used to set the HSTL common-mode voltage ( $V_{CM} = 0.75\text{ V}$ ).



**Figure 21. CML to HSTL**


The 50-Ω pullup resistors are required to dc-bias the SN65CML100 outputs. The split termination with the capacitor is useful in eliminating common-mode noise manifested as differential skew between the true and complementary signals. VBB output may be provided by HSTL receiver. R1 in Figure 22 should be larger than 50 Ω when the CML output stage and the PCB losses are too high to meet the minimum voltage input differential (VID) swing requirement of the HSTL input stage.



**Figure 22. CML to HSTL**


#### 1.4 HSTL

In Figure 23, the split 50-Ω resistors are used to terminate the trace impedance as well as set the common-mode voltage (VCM = 2) for the LVPECL receiver. The split termination with the capacitor is useful in eliminating common-mode noise manifested as differential skew between the true and complementary signals. VBB output is provided on most LVPECL receivers.




**Figure 23. HSTL to LVPECL**

The CDCLVP110 has a dual input that can accept either HSTL (CLK1 pair) or LVPECL input (CLK0 pair) levels and provide LVPECL output signals. The ac-coupling capacitors are not required for the CDCLVP110; nevertheless, they are included for completeness. The device functions properly without the coupling capacitors since the input stage of the CLK1 pair is optimized for HSTL input levels.



**Figure 24. HSTL to LVPECL Converter**


HSTL signals are usually terminated to ( $V_{TT} = V_{ref} = 0.75\text{ V}$ ). Since most LVDS compatible receivers accept a 200-mV signal swing anywhere between 0 V and 2.4 V, then the HSTL signal is well within the LVDS receiver input range. The typical HSTL signal swing is 400 mV (minimum), 1.1 V (maximum) this amplitude is easily accepted by the LVDS receiver. The SN65LVDS100 requires a 3.3-V supply, while the CDCLVD110 is 2.5-V LVDS driver/receiver.



**Figure 25. HSTL to LVDS**




The split termination with capacitor in Figure 26 is recommended over Figure 25 in eliminating common-mode noise manifested as differential skew between the true and complementary signals. VBB output is provided on both the CDCLVD110 and the SN65LVDS100.




**Figure 26. HSTL to LVDS**

Both the SN65LVDS100 (3.3-V supply) and the CDCLVD110 (2.5-V supply) have wide input common-mode ranges and are capable of translating from HSTL to LVDS signaling levels.




**Figure 27. HSTL to LVDS Converter**

The wide common-mode inputs range (0 V to 2.4 V) of the SN65CML100 can accept HSTL levels. If the 100- $\Omega$  resistor is not included on-chip, then it should be added externally in order to match the transmission line impedance for proper termination. The two 10-k $\Omega$  resistors are only required if the CML receiver is not self-biased and may vary from one vendor to another, see the manufacturer's data sheet for details.




**Figure 28. HSTL to CML**

HSTL signals are terminated to VTT (typically 0.75 V). An alternative is 100  $\Omega$  across the differential pair or a split 50  $\Omega$  on each leg.



**Figure 29. HSTL to HSTL**

HSTL signals are usually terminated to ( $V_{TT} = V_{ref} = 0.75\text{ V}$ ). The CDCLVP110 has a dual input that can accept either HSTL or LVPECL input levels and provide LVPECL output signals. The  $150\text{-}\Omega$  resistor is used to bias the LVPECL output (at  $V_{CC}-1.3\text{ V}$ ) as well as provide a dc current path for the source. The equivalent  $50\text{-}\Omega$  Thevenin resistors of R1 and R2 are used to terminate the trace impedance (the LVPECL output) and to set the common-mode voltage ( $V_{CM} = 0.75\text{ V}$ ) for the HSTL receiver.



**Figure 30. HSTL to LVPECL to HSTL Using the CDCLVP110**

If the HSTL receiver has a 1.5-V supply, then R1 and R2 are  $100\ \Omega$  each (equivalent  $50\ \Omega$ ) to match the trace impedance. For other supply voltages, R1 and R2 should be chosen such that their parallel combination matches the transmission line and the midpoint is set to the common-mode of the HSTL receiver ( $V_{CM} = 0.75\text{ V}$ ).

## 2 References

1. *Interfacing Between LVPECL, LVDS, and CML* application report, Texas Instruments, literature number SCAA056
2. *Interfacing Differential Logic With LVDS Receivers*, Texas Instruments application report, literature number SLLA101
3. *Clock Distribution Circuits (CDC)*, Texas Instruments CDC Data Book, literature number SCAD004
4. *DC-Coupling Between Differential LVPECL, LVDS, HSTL, and CML*, Texas Instruments application report, literature number SCAA062
5. CDCLVD110 data sheet, Texas Instruments, literature number SCAS684
6. CDCLVP110 data sheet, Texas Instruments, literature number SCAS683
7. SN65LVDS100 data sheet, Texas Instruments, literature number SLLS516
8. SN65CML100 data sheet, Texas Instruments, literature number SLLS547
9. CDC111 data sheet, Texas Instruments, literature number SCAS321
10. CDCVF111 data sheet, Texas Instruments, literature number SCAS670
11. *Interfacing Between LVPECL, VML, CML, and LVDS levels*; Texas Instruments application report, literature number SLLA120

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265