

ADC调试问题

当前问题

1 根据当前对ADC的配置需求，ADC的配置流程中，ADC的寄存器配置顺序和配置值是否有问题？

2 S-PLL and C-PLL locked, JESD_STATUS = 0x1D (link up bit[6] = 0), ADC 的S-PLL 和C-PLL 显示都已经锁定，但是，link up bit[6] = 0，是否link up bit[6] 变为1，才表示ADC初始化成功了？

3 0x208 = 0x1D，REALIGNED字段为1，是否是因为同步信号 sysref 没有同步成功？如果没有同步成功，可能是什么原因导致的？能够就

4 如果adc侧配置成功了，是否不需要接收侧就能够单独输出正常的的数据流？

5 当前接收侧数据流：ADC->JESD204 PHY IP ->JESD204C IP, JESD204 PHY IP 的每个lane输出数据不稳定，有时候有，有时候没有，JESD204C IP的多块有时候能够锁定有时候不能。是否是因为ADC一直在进行同步，导致输出数据流不稳定？

6 ADC 输出的4对lane信号，每一对都和FPGA的GTH 接反了，即 adc_d0+接到 fpga_lane0_n,adc_d0-接到 fpga_lane0_p,但是在接收端通过寄存器对jesd204 phy 的极性取反了，这会不会有什么问题？

7 trig_out信号输出的时钟信号不是连续的，中间有一段高电平，这可能是什么原因导致的？



7 0x330、0x332、0x33C、0x33E，这几个寄存器是否需要配置，如果需要，有什么配置方法吗？

8 对于硬件上面有什么需要注意的？是否可以给出一些排查建议

- 下面内容为ADC配置的相关信息

1 ADC特性


- 型号：ADC09DJ1300
- 通道：双通道
- 分辨率：9 位
- 最大采样率：1.3GSPS
- JMODE模式：14
- 线速率：8.04375 Gbps

表 8-17. Operating Modes for Dual Channel Device

OPERATING MODE	USER-SPECIFIED PARAMETER		DERIVED PARAMETERS												INPUT CLOCK RANGE (MHz)
	JMODE	K [Min:Step:Max]	Encoding	N	CS	N ₁	CF	L	M	F	S	HD	E	R (Fbit / Fclk)	
9-Bit, 8B/10B, 4 Lanes	0	4:4:256	8B/10B	9	0	12	0	4	4 ⁽¹⁾	8	5	0	—	8	500-1300
9-Bit, 8B/10B, 3 Lanes	1	16:16:256	8B/10B	9	0	12	0	3	2	2	2	1	—	10	500-1300
8-Bit, 8B/10B, 2 Lanes	2	32:32:256	8B/10B	8	0	8	0	2	2	1	1	0	—	10	500-1300
9-Bit, 8B/10B, 2 Lanes	3	32:32:256	8B/10B	9	0	10	0	2	2	5	4	0	—	12.5	500-1300
9-Bit, 64B/66B, 2 Lanes	4	128 ⁽²⁾	64B/66B	9	0	12	0	2	2	2	1	1	3	16.5	500-1040
8-Bit, 64B/66B, 1 Lane	5	128 ⁽²⁾	64B/66B	8	0	8	0	1	2	2	1	0	1	16.5	500-1040
9-Bit, 64B/66B, 3 Lanes	6	128 ⁽²⁾	64B/66B	9	0	12	0	3	2	2	2	1	3	8.25	500-1300
8-Bit, 64B/66B, 2 Lanes	7	256 ⁽²⁾	64B/66B	8	0	8	0	2	2	1	1	0	1	8.25	500-1300
9-Bit, 64B/66B, 2 Lanes	8	256 ⁽²⁾	64B/66B	9	0	12	0	2	2	3	2	0	3	12.375	500-1300
8-Bit, 8B/10B, 4 Lanes	9	32:32:256	8B/10B	8	0	8	0	3	2	1	2	0	—	5	500-1300
9-Bit, 8B/10B, 4 Lanes	10	32:32:256	8B/10B	9	0	10	0	4	4 ⁽¹⁾	5	4	0	—	6.25	500-1300
9-Bit, 8B/10B, 8 Lanes	11	4:4:256	8B/10B	9	0	12	0	8	8 ⁽¹⁾	8	5	0	—	4	500-1300
8-Bit, 8B/10B, 8 Lanes	12	32:32:256	8B/10B	8	0	8	0	8	2	1	4	0	—	2.5	500-1300
9-Bit, 8B/10B, 8 Lanes	13	32:32:256	8B/10B	9	0	10	0	8	8 ⁽¹⁾	5	4	0	—	3.125	500-1300
9-Bit, 64B/66B, 4 Lanes	14	256 ⁽²⁾	64B/66B	9	0	12	0	4	4 ⁽¹⁾	3	2	0	3	6.1875	500-1300
9-Bit, 64B/66B, 8 Lanes	15	256 ⁽²⁾	64B/66B	9	0	12	0	8	8 ⁽¹⁾	3	2	2	2	3.09375	500-1300

- (1) M equals L in these modes to allow the samples to be sent in time-order over L lanes without unnecessary buffering. The M parameter does not represent the actual number of converters. Interleave the M sample streams from each link in the receiver to produce the correct sample data; see mode diagrams for more details.
- (2) In the 64B/66B modes, the K parameter is not directly programmable. K is related to E and F according to the equation $K = 8 \times 32 \times E/F$. K is not an actual parameter of the 64B/66B link layer.

3 时钟架构



- Line rate: 8.04375 Gbps
- TRIGOUT: $8.04375/64 * 1000 = 125.68359375$ MHz
- SYSREF: $8.04375/(66*32*3*10) * 1000*1000 = 126.953125$ KHz
- CORE CLOCK: $8.04375/66 * 1000 = 121.875$ MHz
- fpga使用的系统时钟为ADC给出的50M
- Fpga 型号：xczu4ev-sfvc-784-2

4 ADC配置流程

- 默认使用前台校准，只在初始化过程中校准一次
- SPI 接口
 - SCLK和SDI 是空闲为低
 - SCS 是空闲为高
 - SDO 是空闲为高阻态
 - 使用streaming mode时，默认是Ascend
 - 每个寄存器之间的间隔时间设置为10us
- 注： 以下Num 的序号即为寄存器配置的顺序

Num	Register Name	W/R	Addresses	Data	Reset	Description																																																										
0	VENDOR_ID	r	0xC		0x0	读出值为0x0451才进行初始化(测试通路使用) 8.6.3 VENDOR_ID Register (Address = 0xC) [reset = 0x0] VENDOR_ID is shown in 图 8-22 and described in 表 8-60. Return to the 表 8-56. Vendor Identification (Default = 0x0451) 图 8-22. VENDOR_ID Register <table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td></tr><tr><td colspan="8">VENDOR_ID</td></tr><tr><td colspan="8">R-0x0</td></tr><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="8">VENDOR_ID</td></tr><tr><td colspan="8">R-0x0</td></tr></table> 表 8-60. VENDOR_ID Register Field Descriptions <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>15:0</td><td>VENDOR_ID</td><td>R</td><td>0x0</td><td>Always returns 0x0451 (Vendor ID for Texas Instruments)</td></tr></table>	15	14	13	12	11	10	9	8	VENDOR_ID								R-0x0								7	6	5	4	3	2	1	0	VENDOR_ID								R-0x0								Bit	Field	Type	Reset	Description	15:0	VENDOR_ID	R	0x0	Always returns 0x0451 (Vendor ID for Texas Instruments)
15	14	13	12	11	10	9	8																																																									
VENDOR_ID																																																																
R-0x0																																																																
7	6	5	4	3	2	1	0																																																									
VENDOR_ID																																																																
R-0x0																																																																
Bit	Field	Type	Reset	Description																																																												
15:0	VENDOR_ID	R	0x0	Always returns 0x0451 (Vendor ID for Texas Instruments)																																																												
1	CONFIG_A	w	0x00	0xB0	0x30	芯片复位使能，复位时间至少750ns。																																																										

2	INIT_STATUS	r	0x270	0x01	0x00
3	CPLL_OVR	w	0x58	0x83	0x00
4	CPLL_RESET	w	0x5C	0x01	0x00
5	CPLL_VCOCTRL1	w	0x3F	0x4A	0x4F
6	CPLL_FBDIV1	w	0x3D	0x06	0x00

6.6.1 CONFIG_A Register (Address = 0x0) [reset = 0x30]
CONFIG_A is shown in Figure 6-20 and described in Table 6-58.
Return to the [Summary Table](#).
Configuration A (default: 0x30)

Figure 6-20. CONFIG_A Register

7	6	5	4	3	2	1	0
SOFT_RESET		RESERVED	ASCEND	SDO_ACTIVE		RESERVED	
RW-0x0		RW-0x0	RW-0x1	R-0x1		RW-0x0	

Table 6-58. CONFIG_A Register Field Descriptions

Bit	Field	Type	Reset	Description
7	SOFT_RESET	RW	0x0	Setting this bit causes a full reset of the chip and all SPI registers (including CONFIG_A). This bit is self-clearing. After writing this bit, the part may take up to 750ms to reset. During this time, do not perform any SPI transactions.
6	RESERVED	RW	0x0	Must write default value.
5	ASCEND	RW	0x1	0 - Address is decremented during streaming reads/writes 1 - Address is incremented during streaming reads/writes (default)
4	SDO_ACTIVE	R	0x1	Always returns 1. Always use SDO for SPI reads. No SDO mode supported.
3:0	RESERVED	RW	0x0	

每间隔1ms轮询一次，直到INIT_STATUS寄存器读出值为1，表示完成复位，才进行下一步。

6.6.55 INIT_STATUS Register (Address = 0x270) [reset = 0x0]
INIT_STATUS is shown in Figure 6-74 and described in Table 6-112.
Return to the [Summary Table](#).
Initialization Status (read-only)

Figure 6-74. INIT_STATUS Register

7	6	5	4	3	2	1	0
RESERVED		INIT_DONE		RESERVED			
R-0x0		R-0x0		R-0x0			

Table 6-112. INIT_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
7:1	RESERVED	R	0x0	
0	INIT_DONE	R	0x0	Returns 1 when the initialization logic has finished initializing the device. This indicates that it is now safe to proceed with startup. No SPI transactions should be performed before INIT_DONE returns 1 (except SOFT_RESET).

- 使用SPI进行寄存器配置
- ADC使用单端源时钟 50M

6.6.18 CPLL_OVR Register (Address = 0x58) [reset = 0x00]
CPLL_OVR is shown in Figure 6-37 and described in Table 6-75.
Return to the [Summary Table](#).
C-PLL Pin Override (default: 0x00)

Figure 6-37. CPLL_OVR Register

7	6	5	4	3	2	1	0
CPLL_OVR_EN		RESERVED	DIVREF_C_MODE	DIVREF_D_MODE	CPLLREF_SE_OVR_VALUE	CPLL_EN_OVR_VALUE	RESERVED
RW-0x0		RW-0x0	RW-0x0	RW-0x0	RW-0x0	RW-0x0	RW-0x0

Table 6-75. CPLL_OVR Register Field Descriptions

Bit	Field	Type	Reset	Description
7	CPLL_OVR_EN	RW	0x0	Set this bit to ignore the C-PLL configuration pins and use SPI registers instead. 0: Pin Mode. The C-PLL is controlled by chip pins (PLL_EN, PLLREF_SE, CLKCFG0, CLKCFG1) 1: SPI Mode. The C-PLL is controlled by SPI registers (CPLLREF_SE_OVR_VALUE, CPLL_EN_OVR_VALUE, DIVREF_C_MODE, DIVREF_D_MODE) Must write default value.
6	RESERVED	RW	0x0	Must write default value.
5:4	DIVREF_D_MODE	RW	0x0	When CPLL_OVR_EN=1, this field sets the ORD output function. When CPLL_OVR_EN=0, this field has no effect (CLKCFG0 and CLKCFG1 control ORD functionality). 0: Divided reference output is disabled. 1: Output C-PLL reference clock divided by 1 on ORD 2: Output C-PLL reference clock divided by 2 on ORD 3: Output C-PLL reference clock divided by 4 on ORD *Important Note: ORD cannot produce a clock unless ORC is also producing a clock.
3:2	DIVREF_C_MODE	RW	0x0	When CPLL_OVR_EN=1, this field sets the ORC output function. When CPLL_OVR_EN=0, this field has no effect (CLKCFG0 and CLKCFG1 control ORC functionality). 0: Divided reference output is disabled. 1: Output C-PLL reference clock divided by 1 on ORC 2: Output C-PLL reference clock divided by 2 on ORC 3: Output C-PLL reference clock divided by 4 on ORC
1	CPLLREF_SE_OVR_VAL	RW	0x0	When CPLL_OVR_EN=1, this bit enables the single-ended C-PLL reference clock input (SE, C-PL) when set to 1 instead of the PLLREF_SE pin.
0	CPLL_EN_OVR_VALUE	RW	0x0	When CPLL_OVR_EN=1, this bit enables the C-PLL when set to 1 instead of the PLL_EN pin.

(固定值)C-PLL / VCO 校准复位

6.6.28 CPLL_RESET Register (Address = 0x5C) [reset = 0x00]
CPLL_RESET is shown in Figure 6-39 and described in Table 6-77.
Return to the [Summary Table](#).
C-PLL / VCO Calibration Reset (default: 0x00)

Figure 6-39. CPLL_RESET Register

7	6	5	4	3	2	1	0
RESERVED		CPLL_RESET		RESERVED			
RW-0x0		RW-0x0		RW-0x0			

Table 6-77. CPLL_RESET Register Field Descriptions

Bit	Field	Type	Reset	Description
7:1	RESERVED	RW	0x0	Must write default value.
0	CPLL_RESET	RW	0x0	C-PLL / VCO calibration reset. Program CPLL_RESET=1 before programming the C-PLL (PLL_P_DIV, PLL_V_DIV, PLL_N_DIV, VCO_BIAS or VCO_CAL_CTRL). Program CPLL_RESET=0 after programming is completed.

(固定值)Sets the bias levels for the C-PLL VCO

6.6.15 CPLL_VCOCTRL1 Register (Address = 0x3F) [reset = 0x4F, recommended 0x4A]
CPLL_VCOCTRL1 is shown in Figure 6-34 and described in Table 6-72.
C-PLL Feedback Divider N (default: 0x4F)

Figure 6-34. CPLL_VCOCTRL1 Register

7	6	5	4	3	2	1	0
RESERVED		VCO_BIAS		RESERVED			
RW-0x0		RW-0x4F		RW-0x4F			

Table 6-72. CPLL_VCOCTRL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	RW	0x0	Must write default value.
6	VCO_BIAS	RW	0x4F	Set the bias levels for the C-PLL VCO. Write 0x4A to this field when using the C-PLL. Do not use the default value of 0x4F.

配置ADC PLL 分频值

- PLL_P_DIV为2，PLL_V_DIV为3

						6.6.13 CPLL_FBDIV1 Register (Address = 0x3D) [reset = 0x00] CPLL_FBDIV1 is shown in Figure 6-32 and described in Table 6-70. Return to the Summary Table. C-PLL Feedback Divider V and P (default: 0x00) Figure 6-32. CPLL_FBDIV1 Register <table><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="4">RESERVED</td><td colspan="2">PLL_P_DIV</td><td colspan="2">PLL_V_DIV</td></tr><tr><td colspan="4">RW-0x0</td><td colspan="2">RW-0x0</td><td colspan="2">RW-0x0</td></tr></table> Table 6-70. CPLL_FBDIV1 Register Field Descriptions <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>7:4</td><td>RESERVED</td><td>RW</td><td>0x0</td><td>Must write default value.</td></tr><tr><td>3:2</td><td>PLL_P_DIV</td><td>RW</td><td>0x0</td><td>Controls the second feedback divider of C-PLL. The output of this divider is the sampling clock. Set CPLL_RESET=1 before changing PLL_P_DIV. 0: divide-by-1 (default) 1: divide-by-2 2: divide-by-4 3: RESERVED</td></tr><tr><td>1:0</td><td>PLL_V_DIV</td><td>RW</td><td>0x0</td><td>Controls the first feedback divider of C-PLL. The output of this divider feeds the P divider. Set CPLL_RESET=1 before changing PLL_V_DIV. 0: divide-by-5 (default) 1: divide-by-4 2: divide-by-3 3: RESERVED</td></tr></table>	7	6	5	4	3	2	1	0	RESERVED				PLL_P_DIV		PLL_V_DIV		RW-0x0				RW-0x0		RW-0x0		Bit	Field	Type	Reset	Description	7:4	RESERVED	RW	0x0	Must write default value.	3:2	PLL_P_DIV	RW	0x0	Controls the second feedback divider of C-PLL. The output of this divider is the sampling clock. Set CPLL_RESET=1 before changing PLL_P_DIV. 0: divide-by-1 (default) 1: divide-by-2 2: divide-by-4 3: RESERVED	1:0	PLL_V_DIV	RW	0x0	Controls the first feedback divider of C-PLL. The output of this divider feeds the P divider. Set CPLL_RESET=1 before changing PLL_V_DIV. 0: divide-by-5 (default) 1: divide-by-4 2: divide-by-3 3: RESERVED					
7	6	5	4	3	2	1	0																																																
RESERVED				PLL_P_DIV		PLL_V_DIV																																																	
RW-0x0				RW-0x0		RW-0x0																																																	
Bit	Field	Type	Reset	Description																																																			
7:4	RESERVED	RW	0x0	Must write default value.																																																			
3:2	PLL_P_DIV	RW	0x0	Controls the second feedback divider of C-PLL. The output of this divider is the sampling clock. Set CPLL_RESET=1 before changing PLL_P_DIV. 0: divide-by-1 (default) 1: divide-by-2 2: divide-by-4 3: RESERVED																																																			
1:0	PLL_V_DIV	RW	0x0	Controls the first feedback divider of C-PLL. The output of this divider feeds the P divider. Set CPLL_RESET=1 before changing PLL_V_DIV. 0: divide-by-5 (default) 1: divide-by-4 2: divide-by-3 3: RESERVED																																																			
7	CPLL_FBDIV2	w	0x3E	0x1A	0x20	配置ADC采样速率 PLL_N_DIV为26(采样速率： 50M*26 = 1.3G) 6.6.14 CPLL_FBDIV2 Register (Address = 0x3E) [reset = 0x20] CPLL_FBDIV2 is shown in Figure 6-33 and described in Table 6-71. Return to the Summary Table. C-PLL Feedback Divider N (default: 0x20) Figure 6-33. CPLL_FBDIV2 Register <table><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="4">RESERVED</td><td colspan="2">PLL_N_DIV</td><td colspan="2"></td></tr><tr><td colspan="4">RW-0x0</td><td colspan="2">RW-0x20</td><td colspan="2"></td></tr></table> Table 6-71. CPLL_FBDIV2 Register Field Descriptions <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>7:5</td><td>RESERVED</td><td>RW</td><td>0x0</td><td>Must write default value.</td></tr><tr><td>5:0</td><td>PLL_N_DIV</td><td>RW</td><td>0x20</td><td>Controls the third feedback divider of C-PLL (default is divide-by-32). This divider divides the sampling clock to generate the PFD feedback clock. The value of PLL_N_DIV is the divider value. Values from 1 to 63 are supported. Set CPLL_RESET=1 before changing PLL_N_DIV.</td></tr></table>	7	6	5	4	3	2	1	0	RESERVED				PLL_N_DIV				RW-0x0				RW-0x20				Bit	Field	Type	Reset	Description	7:5	RESERVED	RW	0x0	Must write default value.	5:0	PLL_N_DIV	RW	0x20	Controls the third feedback divider of C-PLL (default is divide-by-32). This divider divides the sampling clock to generate the PFD feedback clock. The value of PLL_N_DIV is the divider value. Values from 1 to 63 are supported. Set CPLL_RESET=1 before changing PLL_N_DIV.										
7	6	5	4	3	2	1	0																																																
RESERVED				PLL_N_DIV																																																			
RW-0x0				RW-0x20																																																			
Bit	Field	Type	Reset	Description																																																			
7:5	RESERVED	RW	0x0	Must write default value.																																																			
5:0	PLL_N_DIV	RW	0x20	Controls the third feedback divider of C-PLL (default is divide-by-32). This divider divides the sampling clock to generate the PFD feedback clock. The value of PLL_N_DIV is the divider value. Values from 1 to 63 are supported. Set CPLL_RESET=1 before changing PLL_N_DIV.																																																			
8	VCO_CAL_CTRL	w	0x5D	0x41	0x40	1、使能VCO校准 2、调节VCO引擎给到C-PLL的时间 6.6.21 VCO_CAL_CTRL Register (Address = 0x5D) [reset = 0x40] VCO_CAL_CTRL is shown in Figure 6-40 and described in Table 6-78. Return to the Summary Table. VCO Calibration Control (default: 0x40) Figure 6-40. VCO_CAL_CTRL Register <table><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="2">RESERVED</td><td colspan="3">VCO_CAL_STL</td><td colspan="2">RESERVED</td><td>VCO_CAL_EN</td></tr><tr><td colspan="2">RW-0x0</td><td colspan="3">RW-0x0</td><td colspan="2">RW-0x0</td><td>RW-0x0</td></tr></table> Table 6-78. VCO_CAL_CTRL Register Field Descriptions <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>7</td><td>RESERVED</td><td>RW</td><td>0x0</td><td>Must write default value.</td></tr><tr><td>6:4</td><td>VCO_CAL_STL</td><td>RW</td><td>0x4</td><td>Program this field to adjust the settling time that the VCO calibration engine gives to the C-PLL each time it changes the VCO frequency trim (VCO_FREQ_TRIM). Larger numbers result in longer settling times.</td></tr><tr><td>3:1</td><td>RESERVED</td><td>RW</td><td>0x0</td><td>Must write default value.</td></tr><tr><td>0</td><td>VCO_CAL_EN</td><td>RW</td><td>0x0</td><td>Set this bit to enable the VCO calibration engine. The calibration commences once CPLL_RESET is programmed to 0. The calibration will automatically tune VCO_FREQ_TRIM to center the VCO frequency based on the reference frequency and PLL configuration. Note: The VCO_CAL_CTRL register should only be changed when CPLL_RESET=1.</td></tr></table>	7	6	5	4	3	2	1	0	RESERVED		VCO_CAL_STL			RESERVED		VCO_CAL_EN	RW-0x0		RW-0x0			RW-0x0		RW-0x0	Bit	Field	Type	Reset	Description	7	RESERVED	RW	0x0	Must write default value.	6:4	VCO_CAL_STL	RW	0x4	Program this field to adjust the settling time that the VCO calibration engine gives to the C-PLL each time it changes the VCO frequency trim (VCO_FREQ_TRIM). Larger numbers result in longer settling times.	3:1	RESERVED	RW	0x0	Must write default value.	0	VCO_CAL_EN	RW	0x0	Set this bit to enable the VCO calibration engine. The calibration commences once CPLL_RESET is programmed to 0. The calibration will automatically tune VCO_FREQ_TRIM to center the VCO frequency based on the reference frequency and PLL configuration. Note: The VCO_CAL_CTRL register should only be changed when CPLL_RESET=1.
7	6	5	4	3	2	1	0																																																
RESERVED		VCO_CAL_STL			RESERVED		VCO_CAL_EN																																																
RW-0x0		RW-0x0			RW-0x0		RW-0x0																																																
Bit	Field	Type	Reset	Description																																																			
7	RESERVED	RW	0x0	Must write default value.																																																			
6:4	VCO_CAL_STL	RW	0x4	Program this field to adjust the settling time that the VCO calibration engine gives to the C-PLL each time it changes the VCO frequency trim (VCO_FREQ_TRIM). Larger numbers result in longer settling times.																																																			
3:1	RESERVED	RW	0x0	Must write default value.																																																			
0	VCO_CAL_EN	RW	0x0	Set this bit to enable the VCO calibration engine. The calibration commences once CPLL_RESET is programmed to 0. The calibration will automatically tune VCO_FREQ_TRIM to center the VCO frequency based on the reference frequency and PLL configuration. Note: The VCO_CAL_CTRL register should only be changed when CPLL_RESET=1.																																																			
9	CPLL_RESET	w	0x5C	0x00	0x00	取消C-PLL / VCO 校准复位 6.6.20 CPLL_RESET Register (Address = 0x5C) [reset = 0x00] CPLL_RESET is shown in Figure 6-39 and described in Table 6-77. Return to the Summary Table. C-PLL / VCO Calibration Reset (default: 0x00) Figure 6-39. CPLL_RESET Register <table><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="6">RESERVED</td><td colspan="2">CPLL_RESET</td></tr><tr><td colspan="6">RW-0x0</td><td colspan="2">RW-0x0</td></tr></table> Table 6-77. CPLL_RESET Register Field Descriptions <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>7:1</td><td>RESERVED</td><td>RW</td><td>0x0</td><td>Must write default value.</td></tr><tr><td>0</td><td>CPLL_RESET</td><td>RW</td><td>0x0</td><td>C-PLL / VCO calibration reset. Program CPLL_RESET=1 before programming the C-PLL (PLL_P_DIV, PLL_V_DIV, PLL_N_DIV, VCO_BIAS or VCO_CAL_CTRL). Program CPLL_RESET=0 after programming is completed.</td></tr></table>	7	6	5	4	3	2	1	0	RESERVED						CPLL_RESET		RW-0x0						RW-0x0		Bit	Field	Type	Reset	Description	7:1	RESERVED	RW	0x0	Must write default value.	0	CPLL_RESET	RW	0x0	C-PLL / VCO calibration reset. Program CPLL_RESET=1 before programming the C-PLL (PLL_P_DIV, PLL_V_DIV, PLL_N_DIV, VCO_BIAS or VCO_CAL_CTRL). Program CPLL_RESET=0 after programming is completed.										
7	6	5	4	3	2	1	0																																																
RESERVED						CPLL_RESET																																																	
RW-0x0						RW-0x0																																																	
Bit	Field	Type	Reset	Description																																																			
7:1	RESERVED	RW	0x0	Must write default value.																																																			
0	CPLL_RESET	RW	0x0	C-PLL / VCO calibration reset. Program CPLL_RESET=1 before programming the C-PLL (PLL_P_DIV, PLL_V_DIV, PLL_N_DIV, VCO_BIAS or VCO_CAL_CTRL). Program CPLL_RESET=0 after programming is completed.																																																			
10	VCO_CAL_STATUS	r	0x5E	0x01	0x00	- 返回1，表示VCO校准完成。 - 等待10ms之后，每间隔1ms 轮询一次，并打印，直到读出 数据bit[0]为1表示VCO完成校 准，才进行下一步。 6.6.22 VCO_CAL_STATUS Register (Address = 0x5E) [reset = 0x0] VCO_CAL_STATUS is shown in Figure 6-41 and described in Table 6-79. Return to the Summary Table. VCO Calibration Status (read-only) (default: undefined) Figure 6-41. VCO_CAL_STATUS Register <table><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="6">RESERVED</td><td colspan="2">VCO_CAL_DONE</td></tr><tr><td colspan="6">R-0x0</td><td colspan="2">R-0x0</td></tr></table> Table 6-79. VCO_CAL_STATUS Register Field Descriptions <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>7:1</td><td>RESERVED</td><td>R</td><td>0x0</td><td>This bit returns "1" once the VCO calibration engine has completed calibration (or calibration was skipped because VCO_CAL_EN=0). Once the calibration is completed, you can safely read or write the VCO_FREQ_TRIM register (never write VCO_FREQ_TRIM during calibration).</td></tr><tr><td>0</td><td>VCO_CAL_DONE</td><td>R</td><td>0x0</td><td></td></tr></table>	7	6	5	4	3	2	1	0	RESERVED						VCO_CAL_DONE		R-0x0						R-0x0		Bit	Field	Type	Reset	Description	7:1	RESERVED	R	0x0	This bit returns "1" once the VCO calibration engine has completed calibration (or calibration was skipped because VCO_CAL_EN=0). Once the calibration is completed, you can safely read or write the VCO_FREQ_TRIM register (never write VCO_FREQ_TRIM during calibration).	0	VCO_CAL_DONE	R	0x0											
7	6	5	4	3	2	1	0																																																
RESERVED						VCO_CAL_DONE																																																	
R-0x0						R-0x0																																																	
Bit	Field	Type	Reset	Description																																																			
7:1	RESERVED	R	0x0	This bit returns "1" once the VCO calibration engine has completed calibration (or calibration was skipped because VCO_CAL_EN=0). Once the calibration is completed, you can safely read or write the VCO_FREQ_TRIM register (never write VCO_FREQ_TRIM during calibration).																																																			
0	VCO_CAL_DONE	R	0x0																																																				

11	JESD_EN	w	0x200	0x00	0x01	0 : 关闭JESD204C 接口 6.6.41 JESD_EN Register (Address = 0x200) [reset = 0x01] JESD_EN is shown in Figure 6-60 and described in Table 6-98. JESD204C Subsystem Enable (default: 0x01) Figure 6-60. JESD_EN Register <table><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="7">RESERVED</td><td>JESD_EN</td></tr><tr><td colspan="8">RW/R-0x0</td></tr></table> Table 6-98. JESD_EN Register Field Descriptions <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>7:1</td><td>RESERVED</td><td>RW/R</td><td>0x0</td><td>Must write default value.</td></tr><tr><td>0</td><td>JESD_EN</td><td>RW/R</td><td>0x1</td><td>0: Disable JESD204C interface 1: Enable JESD204C interface Note: Before altering other JESD204C registers, you must clear JESD_EN. When JESD_EN is 0, the block is held in reset and the serializers are powered down. The clocks are gated off to save power. The LMPCLEMC counter is also held in reset, so SYSREF will not align the LMPCLEMC. Note: Always set CAL_EN before setting JESD_EN. Note: Always clear JESD_EN before clearing CAL_EN.</td></tr></table>	7	6	5	4	3	2	1	0	RESERVED							JESD_EN	RW/R-0x0								Bit	Field	Type	Reset	Description	7:1	RESERVED	RW/R	0x0	Must write default value.	0	JESD_EN	RW/R	0x1	0: Disable JESD204C interface 1: Enable JESD204C interface Note: Before altering other JESD204C registers, you must clear JESD_EN. When JESD_EN is 0, the block is held in reset and the serializers are powered down. The clocks are gated off to save power. The LMPCLEMC counter is also held in reset, so SYSREF will not align the LMPCLEMC. Note: Always set CAL_EN before setting JESD_EN. Note: Always clear JESD_EN before clearing CAL_EN.
7	6	5	4	3	2	1	0																																						
RESERVED							JESD_EN																																						
RW/R-0x0																																													
Bit	Field	Type	Reset	Description																																									
7:1	RESERVED	RW/R	0x0	Must write default value.																																									
0	JESD_EN	RW/R	0x1	0: Disable JESD204C interface 1: Enable JESD204C interface Note: Before altering other JESD204C registers, you must clear JESD_EN. When JESD_EN is 0, the block is held in reset and the serializers are powered down. The clocks are gated off to save power. The LMPCLEMC counter is also held in reset, so SYSREF will not align the LMPCLEMC. Note: Always set CAL_EN before setting JESD_EN. Note: Always clear JESD_EN before clearing CAL_EN.																																									
12	CAL_EN	w	0x61	0x00	0x01	关闭校准使能 在JESD_EN 之前先设置 CAL_EN。请务必在清零 CAL_EN 之前先清零 JESD_EN 8.6.23 CAL_EN Register (Address = 0x61) [reset = 0x01] CAL_EN is shown in 图 8-42 and described in 表 8-80. Return to the 表 8-56. Calibration Enable (Default: 0x01) 图 8-42. CAL_EN Register <table><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="7">RESERVED</td><td>CAL_EN</td></tr><tr><td colspan="8">RW/R-0x1</td></tr></table> 表 8-80. CAL_EN Register Field Descriptions <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>7:1</td><td>RESERVED</td><td>RW/R</td><td>0x0</td><td>Must write default value.</td></tr><tr><td>0</td><td>CAL_EN</td><td>RW/R</td><td>0x1</td><td>Calibration Enable. Set high to run calibration. Set low to clear calibration in reset to program new calibration settings. Clearing CAL_EN also resets the clock dividers that clock the digital block and JESD204C interface. Some calibration registers require clearing CAL_EN before making any changes. All registers with this requirement contain a note in their descriptions. After changing the registers, set CAL_EN to re-run calibration with the new settings. Always set CAL_EN before setting JESD_EN. Always clear JESD_EN before clearing CAL_EN.</td></tr></table>	7	6	5	4	3	2	1	0	RESERVED							CAL_EN	RW/R-0x1								Bit	Field	Type	Reset	Description	7:1	RESERVED	RW/R	0x0	Must write default value.	0	CAL_EN	RW/R	0x1	Calibration Enable. Set high to run calibration. Set low to clear calibration in reset to program new calibration settings. Clearing CAL_EN also resets the clock dividers that clock the digital block and JESD204C interface. Some calibration registers require clearing CAL_EN before making any changes. All registers with this requirement contain a note in their descriptions. After changing the registers, set CAL_EN to re-run calibration with the new settings. Always set CAL_EN before setting JESD_EN. Always clear JESD_EN before clearing CAL_EN.
7	6	5	4	3	2	1	0																																						
RESERVED							CAL_EN																																						
RW/R-0x1																																													
Bit	Field	Type	Reset	Description																																									
7:1	RESERVED	RW/R	0x0	Must write default value.																																									
0	CAL_EN	RW/R	0x1	Calibration Enable. Set high to run calibration. Set low to clear calibration in reset to program new calibration settings. Clearing CAL_EN also resets the clock dividers that clock the digital block and JESD204C interface. Some calibration registers require clearing CAL_EN before making any changes. All registers with this requirement contain a note in their descriptions. After changing the registers, set CAL_EN to re-run calibration with the new settings. Always set CAL_EN before setting JESD_EN. Always clear JESD_EN before clearing CAL_EN.																																									
13	LOW_POWER1	w	0x37	0x46	0x4B	本方案采用默认值 0x06 : Low Power Mode (only valid when sampling rate is less than or equal to 1 GSPS) 0x0F : High Performance Mode (default) 6.6.10 LOW_POWER1 Register (Address = 0x37) [reset = 0x4B] LOW_POWER1 is shown in Figure 6-29 and described in Table 6-67. Return to the Summary Table. Low Power Mode 1 (default: 0x4B) Figure 6-29. LOW_POWER1 Register <table><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="7">LOW_POW_MODE1</td><td></td></tr><tr><td colspan="8">RW/R-0x4B</td></tr></table> Table 6-67. LOW_POWER1 Register Field Descriptions <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>7:0</td><td>LOW_POW_MODE1</td><td>RW/R</td><td>0x4B</td><td>Set this register along with LOW_POWER2, LOW_POWER3 and LOW_POWER4 to enable Low Power Mode. All registers must be set together. Calibration must be performed after changing the operating mode. 0x4B: Low Power Mode (only valid when sampling rate is less than or equal to 1 GSPS) 0x4F: High Performance Mode (default) All other values are RESERVED Note: Must set CAL_EN to 0 and JESD_EN to 0 before changing this register.</td></tr></table>	7	6	5	4	3	2	1	0	LOW_POW_MODE1								RW/R-0x4B								Bit	Field	Type	Reset	Description	7:0	LOW_POW_MODE1	RW/R	0x4B	Set this register along with LOW_POWER2, LOW_POWER3 and LOW_POWER4 to enable Low Power Mode. All registers must be set together. Calibration must be performed after changing the operating mode. 0x4B: Low Power Mode (only valid when sampling rate is less than or equal to 1 GSPS) 0x4F: High Performance Mode (default) All other values are RESERVED Note: Must set CAL_EN to 0 and JESD_EN to 0 before changing this register.					
7	6	5	4	3	2	1	0																																						
LOW_POW_MODE1																																													
RW/R-0x4B																																													
Bit	Field	Type	Reset	Description																																									
7:0	LOW_POW_MODE1	RW/R	0x4B	Set this register along with LOW_POWER2, LOW_POWER3 and LOW_POWER4 to enable Low Power Mode. All registers must be set together. Calibration must be performed after changing the operating mode. 0x4B: Low Power Mode (only valid when sampling rate is less than or equal to 1 GSPS) 0x4F: High Performance Mode (default) All other values are RESERVED Note: Must set CAL_EN to 0 and JESD_EN to 0 before changing this register.																																									
14	LOW_POWER2	w	0x29A	0x06	0x0F	本方案采用默认值 0x06 : Low Power Mode (only valid when sampling rate is less than or equal to 1 GSPS) 0x0F : High Performance Mode (default)																																							
15	LOW_POWER3	w	0x29B	0x00	0x04	本方案采用默认值 0x00 : Low Power Mode (only valid when sampling rate is less than or equal to 1 GSPS)																																							

						0x04 : High Performance Mode (default)																																																						
16	LOW_POWER 4	w	0x29C	0X14	0X1B	本方案采用默认值 0x14 : Low Power Mode (only valid when sampling rate is less than or equal to 1 GSPS) 0x1B : High Performance Mode (default)																																																						
17	JMODE	w	0x201	0x0E	0x00	- 指定 JESD204C 输出的 JMODE 模式 - 工程使用JMODE 14 6.6.42 JMODE Register (Address = 0x201) [reset = 0x00] JMODE is shown in Figure 6-61 and described in Table 6-99. Return to the Summary Table. JESD204C Mode (default: 0x00) Figure 6-61. JMODE Register <table><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="4">RESERVED</td><td colspan="4">JMODE</td></tr><tr><td colspan="4">RW-0x0</td><td colspan="4">RW-0x0</td></tr></table> Table 6-99. JMODE Register Field Descriptions <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>7:0</td><td>RESERVED</td><td>R/W</td><td>0x0</td><td>Must write default value.</td></tr><tr><td>5:0</td><td>JMODE</td><td>R/W</td><td>0x0</td><td>Specifies the JESD204C output mode. See JESD204C Mode table. Note: This register should only be changed when JESD_EN=0 and CAL_EN=0.</td></tr></table>	7	6	5	4	3	2	1	0	RESERVED				JMODE				RW-0x0				RW-0x0				Bit	Field	Type	Reset	Description	7:0	RESERVED	R/W	0x0	Must write default value.	5:0	JMODE	R/W	0x0	Specifies the JESD204C output mode. See JESD204C Mode table. Note: This register should only be changed when JESD_EN=0 and CAL_EN=0.															
7	6	5	4	3	2	1	0																																																					
RESERVED				JMODE																																																								
RW-0x0				RW-0x0																																																								
Bit	Field	Type	Reset	Description																																																								
7:0	RESERVED	R/W	0x0	Must write default value.																																																								
5:0	JMODE	R/W	0x0	Specifies the JESD204C output mode. See JESD204C Mode table. Note: This register should only be changed when JESD_EN=0 and CAL_EN=0.																																																								
18	KM1	w	0x202	0xFF	0x1F	注意：对于使用 64B/66B 链路层的模式，KM1 寄存器将被忽略 6.6.43 KM1 Register (Address = 0x202) [reset = 0x1F] KM1 is shown in Figure 6-62 and described in Table 6-100. Return to the Summary Table. JESD204C K Parameter (minus 1) (default: 0x1F) Figure 6-62. KM1 Register <table><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="8">KM1</td></tr><tr><td colspan="8">RW-0x1F</td></tr></table> Table 6-100. KM1 Register Field Descriptions <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>7:0</td><td>KM1</td><td>R/W</td><td>0x1F</td><td>K is the number of frames per multiframe and this register must be programmed as K-1. Depending on the JMODE setting, there are constraints on the legal values of K (see K parameter in JESD204C Mode table). The default value is KM1=31, which corresponds to K=32. Note: For modes using the 64B/66B link layer, the KM1 register is ignored and the value of K is determined from E and F (which are derived from JMODE). The effective value of K is 256*E*F. Note: This register should only be changed when JESD_EN is 0.</td></tr></table>	7	6	5	4	3	2	1	0	KM1								RW-0x1F								Bit	Field	Type	Reset	Description	7:0	KM1	R/W	0x1F	K is the number of frames per multiframe and this register must be programmed as K-1. Depending on the JMODE setting, there are constraints on the legal values of K (see K parameter in JESD204C Mode table). The default value is KM1=31, which corresponds to K=32. Note: For modes using the 64B/66B link layer, the KM1 register is ignored and the value of K is determined from E and F (which are derived from JMODE). The effective value of K is 256*E*F. Note: This register should only be changed when JESD_EN is 0.																				
7	6	5	4	3	2	1	0																																																					
KM1																																																												
RW-0x1F																																																												
Bit	Field	Type	Reset	Description																																																								
7:0	KM1	R/W	0x1F	K is the number of frames per multiframe and this register must be programmed as K-1. Depending on the JMODE setting, there are constraints on the legal values of K (see K parameter in JESD204C Mode table). The default value is KM1=31, which corresponds to K=32. Note: For modes using the 64B/66B link layer, the KM1 register is ignored and the value of K is determined from E and F (which are derived from JMODE). The effective value of K is 256*E*F. Note: This register should only be changed when JESD_EN is 0.																																																								
19	JCTRL (lane)	w	0x204	0x00	0x03	- lane mapping使用默认方式 - ADC输出数据格式： Offset binary 6.6.45 JCTRL Register (Address = 0x204) [reset = 0x03] JCTRL is shown in Figure 6-64 and described in Table 6-102. Return to the Summary Table. JESD204C Control (default: 0x03) Figure 6-64. JCTRL Register <table><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="2">RESERVED</td><td colspan="2">ALT_LANES</td><td colspan="2">SYNC_SEL</td><td>SFORMAT</td><td>SCR</td></tr><tr><td colspan="2">RW-0x0</td><td colspan="2">RW-0x0</td><td colspan="2">RW-0x0</td><td>RW-0x1</td><td>RW-0x1</td></tr></table> Table 6-102. JCTRL Register Field Descriptions <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>7:0</td><td>RESERVED</td><td>R/W</td><td>0x0</td><td>Must write default value.</td></tr></table> Table 6-102. JCTRL Register Field Descriptions (continued) <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>4</td><td>ALT_LANES</td><td>R/W</td><td>0x0</td><td>0: Normal lane mapping (default) as shown in the JESD204C output mode section. 1: Alternate lane mapping (see upper lanes). Lanes 0 to 3 are used. Lanes 4 to 7 are unused. This option is only supported when JMODE selects a mode that uses 4 or less lanes per pin (0 to 3). The behavior is undefined for modes that use more than 4 lanes.</td></tr><tr><td>3:2</td><td>SYNC_SEL</td><td>R/W</td><td>0x0</td><td>0: Use the SYNCISE input for SYNC- function (default). 1: Use the TMSTP input for SYNC- function. TMSTP_RECV_EN must also be set.</td></tr><tr><td>1</td><td>SFORMAT</td><td>R/W</td><td>0x1</td><td>Output sample format for JESD204C samples. 0: Offset binary 1: Signed 2's complement (default)</td></tr></table>	7	6	5	4	3	2	1	0	RESERVED		ALT_LANES		SYNC_SEL		SFORMAT	SCR	RW-0x0		RW-0x0		RW-0x0		RW-0x1	RW-0x1	Bit	Field	Type	Reset	Description	7:0	RESERVED	R/W	0x0	Must write default value.	Bit	Field	Type	Reset	Description	4	ALT_LANES	R/W	0x0	0: Normal lane mapping (default) as shown in the JESD204C output mode section. 1: Alternate lane mapping (see upper lanes). Lanes 0 to 3 are used. Lanes 4 to 7 are unused. This option is only supported when JMODE selects a mode that uses 4 or less lanes per pin (0 to 3). The behavior is undefined for modes that use more than 4 lanes.	3:2	SYNC_SEL	R/W	0x0	0: Use the SYNCISE input for SYNC- function (default). 1: Use the TMSTP input for SYNC- function. TMSTP_RECV_EN must also be set.	1	SFORMAT	R/W	0x1	Output sample format for JESD204C samples. 0: Offset binary 1: Signed 2's complement (default)
7	6	5	4	3	2	1	0																																																					
RESERVED		ALT_LANES		SYNC_SEL		SFORMAT	SCR																																																					
RW-0x0		RW-0x0		RW-0x0		RW-0x1	RW-0x1																																																					
Bit	Field	Type	Reset	Description																																																								
7:0	RESERVED	R/W	0x0	Must write default value.																																																								
Bit	Field	Type	Reset	Description																																																								
4	ALT_LANES	R/W	0x0	0: Normal lane mapping (default) as shown in the JESD204C output mode section. 1: Alternate lane mapping (see upper lanes). Lanes 0 to 3 are used. Lanes 4 to 7 are unused. This option is only supported when JMODE selects a mode that uses 4 or less lanes per pin (0 to 3). The behavior is undefined for modes that use more than 4 lanes.																																																								
3:2	SYNC_SEL	R/W	0x0	0: Use the SYNCISE input for SYNC- function (default). 1: Use the TMSTP input for SYNC- function. TMSTP_RECV_EN must also be set.																																																								
1	SFORMAT	R/W	0x1	Output sample format for JESD204C samples. 0: Offset binary 1: Signed 2's complement (default)																																																								
20	JTEST	w	0x205	0x04	0x00	设置ADC测试方式 - 写入0x00: 关闭测试模式 - 写入0x04: 输出三角波																																																						

						6.6.46 JTEST Register (Address = 0x205) [reset = 0x0] JTEST is shown in Figure 6-45 and described in Table 6-103. Return to the Summary Table. JESD204C Test Control (default: 0x00) Figure 6-45. JTEST Register <table><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="4">RESERVED</td><td colspan="4">JTEST</td></tr><tr><td colspan="4">RW-0x0</td><td colspan="4">RW-0x0</td></tr></table> Table 6-103. JTEST Register Field Descriptions <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>7:5</td><td>RESERVED</td><td>RW</td><td>0x0</td><td>Must write default value.</td></tr></table> Table 6-103. JTEST Register Field Descriptions (continued) <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>4:0</td><td>JTEST</td><td>RW</td><td>0x0</td><td>0: Test mode disabled. Normal operation (default) 1: PRBS7 test mode 2: PRBS15 test mode 3: PRBS23 test mode 4: Ramp test mode 5: Transport Layer test mode 6: DQ1.5 test mode 7: K28.5 test mode* 8: Repeated I.A. test mode* 9: Modified RPAT test mode* 10: Serial outputs held low 11: Serial outputs held high 12: RESERVED 13: PRBS9 test mode 14: PRBS31 test mode 15: Clock test pattern (0x00FF) 16: K28.7 test mode* 17-31: RESERVED * These test modes are only supported when JM0DE is selecting a mode that utilizes 8B10B encoding. Note: This register should only be changed when JESD_EN is 0.</td></tr></table>	7	6	5	4	3	2	1	0	RESERVED				JTEST				RW-0x0				RW-0x0				Bit	Field	Type	Reset	Description	7:5	RESERVED	RW	0x0	Must write default value.	Bit	Field	Type	Reset	Description	4:0	JTEST	RW	0x0	0: Test mode disabled. Normal operation (default) 1: PRBS7 test mode 2: PRBS15 test mode 3: PRBS23 test mode 4: Ramp test mode 5: Transport Layer test mode 6: DQ1.5 test mode 7: K28.5 test mode* 8: Repeated I.A. test mode* 9: Modified RPAT test mode* 10: Serial outputs held low 11: Serial outputs held high 12: RESERVED 13: PRBS9 test mode 14: PRBS31 test mode 15: Clock test pattern (0x00FF) 16: K28.7 test mode* 17-31: RESERVED * These test modes are only supported when JM0DE is selecting a mode that utilizes 8B10B encoding. Note: This register should only be changed when JESD_EN is 0.					
7	6	5	4	3	2	1	0																																																
RESERVED				JTEST																																																			
RW-0x0				RW-0x0																																																			
Bit	Field	Type	Reset	Description																																																			
7:5	RESERVED	RW	0x0	Must write default value.																																																			
Bit	Field	Type	Reset	Description																																																			
4:0	JTEST	RW	0x0	0: Test mode disabled. Normal operation (default) 1: PRBS7 test mode 2: PRBS15 test mode 3: PRBS23 test mode 4: Ramp test mode 5: Transport Layer test mode 6: DQ1.5 test mode 7: K28.5 test mode* 8: Repeated I.A. test mode* 9: Modified RPAT test mode* 10: Serial outputs held low 11: Serial outputs held high 12: RESERVED 13: PRBS9 test mode 14: PRBS31 test mode 15: Clock test pattern (0x00FF) 16: K28.7 test mode* 17-31: RESERVED * These test modes are only supported when JM0DE is selecting a mode that utilizes 8B10B encoding. Note: This register should only be changed when JESD_EN is 0.																																																			
21	DID	w	0x206	0x00	0x00	指定 the DID (Device ID) 6.6.47 DID Register (Address = 0x206) [reset = 0x00] DID is shown in Figure 6-66 and described in Table 6-104. Return to the Summary Table. JESD204C DID Parameter (default: 0x00) Figure 6-66. DID Register <table><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="8">DID</td></tr><tr><td colspan="8">RW-0x0</td></tr></table> Table 6-104. DID Register Field Descriptions <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>7:0</td><td>DID</td><td>RW</td><td>0x0</td><td>Specifies the DID (Device ID) value that is transmitted during the second multiphase of the JESD204B I.A. Note: This register should only be changed when JESD_EN is 0.</td></tr></table>	7	6	5	4	3	2	1	0	DID								RW-0x0								Bit	Field	Type	Reset	Description	7:0	DID	RW	0x0	Specifies the DID (Device ID) value that is transmitted during the second multiphase of the JESD204B I.A. Note: This register should only be changed when JESD_EN is 0.															
7	6	5	4	3	2	1	0																																																
DID																																																							
RW-0x0																																																							
Bit	Field	Type	Reset	Description																																																			
7:0	DID	RW	0x0	Specifies the DID (Device ID) value that is transmitted during the second multiphase of the JESD204B I.A. Note: This register should only be changed when JESD_EN is 0.																																																			
22	TRIGOUT_CTRL	w	0x57	0x02	0x00	trigout 输出频率设置 设置64分频（8.04375/64 =125.68359375MHz） 6.6.17 TRIGOUT_CTRL Register (Address = 0x57) [reset = 0x00] TRIGOUT_CTRL is shown in Figure 6-36 and described in Table 6-74. Return to the Summary Table. TRIGOUT Output Control (default: 0x00) Figure 6-36. TRIGOUT_CTRL Register <table><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="2">TRIGOUT_EN</td><td colspan="3">RESERVED</td><td colspan="3">TRIGOUT</td></tr><tr><td colspan="2">RW-0x0</td><td colspan="3">RW-0x0</td><td colspan="3">RW-0x0</td></tr></table> Table 6-74. TRIGOUT_CTRL Register Field Descriptions <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>7</td><td>TRIGOUT_EN</td><td>RW</td><td>0x0</td><td>0: TRIGOUT's output buffer/divider is disabled. 1: TRIGOUT's output buffer/divider is enabled. The RXCLK output can be used to provide a reference clock for the JESD204C receiver. Use the TRIGOUT_MODE field to adjust the output mode.</td></tr><tr><td>6:3</td><td>RESERVED</td><td>RW</td><td>0x0</td><td>Must write default value.</td></tr></table> Table 6-74. TRIGOUT_CTRL Register Field Descriptions (continued) <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>2:0</td><td>TRIGOUT</td><td>RW</td><td>0x0</td><td>Set the mode for the TRIGOUT's output. 0: 16 UI clock (RX_DIV = 16) 1: 32 UI clock (RX_DIV = 32) 2: 64 UI clock (RX_DIV = 64) 3: Reassigned (transition from TMSTp) 4-7: RESERVED Note 1: Only change TRIGOUT_MODE when TRIGOUT_EN=0. Note 2: When TRIGOUT_MODE is 2 or less, TRIGOUT's is derived from the SerDes block. As a result, the TRIGOUT's output is briefly disrupted any time the serializer is re-initialized.</td></tr></table>	7	6	5	4	3	2	1	0	TRIGOUT_EN		RESERVED			TRIGOUT			RW-0x0		RW-0x0			RW-0x0			Bit	Field	Type	Reset	Description	7	TRIGOUT_EN	RW	0x0	0: TRIGOUT's output buffer/divider is disabled. 1: TRIGOUT's output buffer/divider is enabled. The RXCLK output can be used to provide a reference clock for the JESD204C receiver. Use the TRIGOUT_MODE field to adjust the output mode.	6:3	RESERVED	RW	0x0	Must write default value.	Bit	Field	Type	Reset	Description	2:0	TRIGOUT	RW	0x0	Set the mode for the TRIGOUT's output. 0: 16 UI clock (RX_DIV = 16) 1: 32 UI clock (RX_DIV = 32) 2: 64 UI clock (RX_DIV = 64) 3: Reassigned (transition from TMSTp) 4-7: RESERVED Note 1: Only change TRIGOUT_MODE when TRIGOUT_EN=0. Note 2: When TRIGOUT_MODE is 2 or less, TRIGOUT's is derived from the SerDes block. As a result, the TRIGOUT's output is briefly disrupted any time the serializer is re-initialized.
7	6	5	4	3	2	1	0																																																
TRIGOUT_EN		RESERVED			TRIGOUT																																																		
RW-0x0		RW-0x0			RW-0x0																																																		
Bit	Field	Type	Reset	Description																																																			
7	TRIGOUT_EN	RW	0x0	0: TRIGOUT's output buffer/divider is disabled. 1: TRIGOUT's output buffer/divider is enabled. The RXCLK output can be used to provide a reference clock for the JESD204C receiver. Use the TRIGOUT_MODE field to adjust the output mode.																																																			
6:3	RESERVED	RW	0x0	Must write default value.																																																			
Bit	Field	Type	Reset	Description																																																			
2:0	TRIGOUT	RW	0x0	Set the mode for the TRIGOUT's output. 0: 16 UI clock (RX_DIV = 16) 1: 32 UI clock (RX_DIV = 32) 2: 64 UI clock (RX_DIV = 64) 3: Reassigned (transition from TMSTp) 4-7: RESERVED Note 1: Only change TRIGOUT_MODE when TRIGOUT_EN=0. Note 2: When TRIGOUT_MODE is 2 or less, TRIGOUT's is derived from the SerDes block. As a result, the TRIGOUT's output is briefly disrupted any time the serializer is re-initialized.																																																			
23	TRIGOUT_CTRL	w	0x57	0x82		使能TRIGOUT输出 6.6.17 TRIGOUT_CTRL Register (Address = 0x57) [reset = 0x00] TRIGOUT_CTRL is shown in Figure 6-36 and described in Table 6-74. Return to the Summary Table. TRIGOUT Output Control (default: 0x00) Figure 6-36. TRIGOUT_CTRL Register <table><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="2">TRIGOUT_EN</td><td colspan="3">RESERVED</td><td colspan="3">TRIGOUT</td></tr><tr><td colspan="2">RW-0x0</td><td colspan="3">RW-0x0</td><td colspan="3">RW-0x0</td></tr></table> Table 6-74. TRIGOUT_CTRL Register Field Descriptions <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>7</td><td>TRIGOUT_EN</td><td>RW</td><td>0x0</td><td>0: TRIGOUT's output buffer/divider is disabled. 1: TRIGOUT's output buffer/divider is enabled. The RXCLK output can be used to provide a reference clock for the JESD204C receiver. Use the TRIGOUT_MODE field to adjust the output mode.</td></tr><tr><td>6:3</td><td>RESERVED</td><td>RW</td><td>0x0</td><td>Must write default value.</td></tr></table> Table 6-74. TRIGOUT_CTRL Register Field Descriptions (continued) <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>2:0</td><td>TRIGOUT</td><td>RW</td><td>0x0</td><td>Set the mode for the TRIGOUT's output. 0: 16 UI clock (RX_DIV = 16) 1: 32 UI clock (RX_DIV = 32) 2: 64 UI clock (RX_DIV = 64) 3: Reassigned (transition from TMSTp) 4-7: RESERVED Note 1: Only change TRIGOUT_MODE when TRIGOUT_EN=0. Note 2: When TRIGOUT_MODE is 2 or less, TRIGOUT's is derived from the SerDes block. As a result, the TRIGOUT's output is briefly disrupted any time the serializer is re-initialized.</td></tr></table>	7	6	5	4	3	2	1	0	TRIGOUT_EN		RESERVED			TRIGOUT			RW-0x0		RW-0x0			RW-0x0			Bit	Field	Type	Reset	Description	7	TRIGOUT_EN	RW	0x0	0: TRIGOUT's output buffer/divider is disabled. 1: TRIGOUT's output buffer/divider is enabled. The RXCLK output can be used to provide a reference clock for the JESD204C receiver. Use the TRIGOUT_MODE field to adjust the output mode.	6:3	RESERVED	RW	0x0	Must write default value.	Bit	Field	Type	Reset	Description	2:0	TRIGOUT	RW	0x0	Set the mode for the TRIGOUT's output. 0: 16 UI clock (RX_DIV = 16) 1: 32 UI clock (RX_DIV = 32) 2: 64 UI clock (RX_DIV = 64) 3: Reassigned (transition from TMSTp) 4-7: RESERVED Note 1: Only change TRIGOUT_MODE when TRIGOUT_EN=0. Note 2: When TRIGOUT_MODE is 2 or less, TRIGOUT's is derived from the SerDes block. As a result, the TRIGOUT's output is briefly disrupted any time the serializer is re-initialized.
7	6	5	4	3	2	1	0																																																
TRIGOUT_EN		RESERVED			TRIGOUT																																																		
RW-0x0		RW-0x0			RW-0x0																																																		
Bit	Field	Type	Reset	Description																																																			
7	TRIGOUT_EN	RW	0x0	0: TRIGOUT's output buffer/divider is disabled. 1: TRIGOUT's output buffer/divider is enabled. The RXCLK output can be used to provide a reference clock for the JESD204C receiver. Use the TRIGOUT_MODE field to adjust the output mode.																																																			
6:3	RESERVED	RW	0x0	Must write default value.																																																			
Bit	Field	Type	Reset	Description																																																			
2:0	TRIGOUT	RW	0x0	Set the mode for the TRIGOUT's output. 0: 16 UI clock (RX_DIV = 16) 1: 32 UI clock (RX_DIV = 32) 2: 64 UI clock (RX_DIV = 64) 3: Reassigned (transition from TMSTp) 4-7: RESERVED Note 1: Only change TRIGOUT_MODE when TRIGOUT_EN=0. Note 2: When TRIGOUT_MODE is 2 or less, TRIGOUT's is derived from the SerDes block. As a result, the TRIGOUT's output is briefly disrupted any time the serializer is re-initialized.																																																			
24	VCO_CAL_STATUS	r	0x5E		0x00	VCO校准完成指示 bit[0]为1，表示校准完成，才进行下一步 6.6.22 VCO_CAL_STATUS Register (Address = 0x5E) [reset = 0x0] VCO_CAL_STATUS is shown in Figure 6-41 and described in Table 6-79. Return to the Summary Table. VCO Calibration Status (read-only) (default: undefined) Figure 6-41. VCO_CAL_STATUS Register <table><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="6">RESERVED</td><td colspan="2">VCO_CAL_DONE</td></tr><tr><td colspan="6">R-0x0</td><td colspan="2">R-0x0</td></tr></table> Table 6-79. VCO_CAL_STATUS Register Field Descriptions <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>7:1</td><td>RESERVED</td><td>R</td><td>0x0</td><td></td></tr><tr><td>0</td><td>VCO_CAL_DONE</td><td>R</td><td>0x0</td><td>This bit returns '1' once the VCO calibration engine has completed calibration (or calibration was skipped because VCO_CAL_EN=0). Once the calibration is completed, you can safely read or write the VCO_FREQ_TRIM register (never write VCO_FREQ_TRIM during calibration).</td></tr></table>	7	6	5	4	3	2	1	0	RESERVED						VCO_CAL_DONE		R-0x0						R-0x0		Bit	Field	Type	Reset	Description	7:1	RESERVED	R	0x0		0	VCO_CAL_DONE	R	0x0	This bit returns '1' once the VCO calibration engine has completed calibration (or calibration was skipped because VCO_CAL_EN=0). Once the calibration is completed, you can safely read or write the VCO_FREQ_TRIM register (never write VCO_FREQ_TRIM during calibration).										
7	6	5	4	3	2	1	0																																																
RESERVED						VCO_CAL_DONE																																																	
R-0x0						R-0x0																																																	
Bit	Field	Type	Reset	Description																																																			
7:1	RESERVED	R	0x0																																																				
0	VCO_CAL_DONE	R	0x0	This bit returns '1' once the VCO calibration engine has completed calibration (or calibration was skipped because VCO_CAL_EN=0). Once the calibration is completed, you can safely read or write the VCO_FREQ_TRIM register (never write VCO_FREQ_TRIM during calibration).																																																			
25		r	0x208	0x01	0x00																																																		

	JESD_STATUS					每间隔1ms轮询一次，直到读出的bit[0]为1(指示 PLL (C-PLL) 已经锁定),才进行下一步																																												
26	CAL_EN	w	0x61	0x01	0x01	开启校准使能 8.6.23 CAL_EN Register (Address = 0x61) [reset = 0x01] CAL_EN is shown in 图 8-42 and described in 表 8-80. Return to the 表 8-66. Calibration Enable (Default: 0x01) 图 8-42. CAL_EN Register <table><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="6">RESERVED</td><td colspan="2">CAL_EN</td></tr><tr><td colspan="6">RW</td><td colspan="2">RW</td></tr></table> 表 8-80. CAL_EN Register Field Descriptions <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>7:1</td><td>RESERVED</td><td>RW</td><td>0x0</td><td>Must write default value.</td></tr><tr><td>0</td><td>CAL_EN</td><td>RW</td><td>0x1</td><td>Calibration Enable. Set high to run calibration. Set low to hold. CAL_EN must be programmed with calibration settings. Clearing CAL_EN also resets the clock dividers that clock the digital block and JESD204C interface. Some calibration registers require clearing CAL_EN before making any changes. All registers with this requirement contain a note in their descriptions. After changing the registers, set CAL_EN to re-run calibration with the new settings. Always set CAL_EN before setting JESD_EN. Always clear JESD_EN before clearing CAL_EN.</td></tr></table>	7	6	5	4	3	2	1	0	RESERVED						CAL_EN		RW						RW		Bit	Field	Type	Reset	Description	7:1	RESERVED	RW	0x0	Must write default value.	0	CAL_EN	RW	0x1	Calibration Enable. Set high to run calibration. Set low to hold. CAL_EN must be programmed with calibration settings. Clearing CAL_EN also resets the clock dividers that clock the digital block and JESD204C interface. Some calibration registers require clearing CAL_EN before making any changes. All registers with this requirement contain a note in their descriptions. After changing the registers, set CAL_EN to re-run calibration with the new settings. Always set CAL_EN before setting JESD_EN. Always clear JESD_EN before clearing CAL_EN.					
7	6	5	4	3	2	1	0																																											
RESERVED						CAL_EN																																												
RW						RW																																												
Bit	Field	Type	Reset	Description																																														
7:1	RESERVED	RW	0x0	Must write default value.																																														
0	CAL_EN	RW	0x1	Calibration Enable. Set high to run calibration. Set low to hold. CAL_EN must be programmed with calibration settings. Clearing CAL_EN also resets the clock dividers that clock the digital block and JESD204C interface. Some calibration registers require clearing CAL_EN before making any changes. All registers with this requirement contain a note in their descriptions. After changing the registers, set CAL_EN to re-run calibration with the new settings. Always set CAL_EN before setting JESD_EN. Always clear JESD_EN before clearing CAL_EN.																																														
27	OVR_CFG	w	0x213	0x00	0x07	过范围检测(暂时未开启) 8.6.54 OVR_CFG Register (Address = 0x213) [reset = 0x07] OVR_CFG is shown in 图 8-73 and described in 表 8-111. Return to the 表 8-66. Over-range Enable / Hold Off (default: 0x07) 图 8-73. OVR_CFG Register <table><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="4">RESERVED</td><td colspan="2">OVR_EN</td><td colspan="2">OVR_N</td></tr><tr><td colspan="4">RW</td><td colspan="2">RW</td><td colspan="2">RW</td></tr></table> 表 8-111. OVR_CFG Register Field Descriptions <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>7:4</td><td>RESERVED</td><td>RW</td><td>0x0</td><td>Must write default value.</td></tr><tr><td>3</td><td>OVR_EN</td><td>RW</td><td>0x0</td><td>Enables over-range status output pins when set high. The CIRA, ORIS, ORC and ORD outputs are held low when OVR_EN is set low.</td></tr><tr><td>2:0</td><td>OVR_N</td><td>RW</td><td>0x7</td><td>Program this register to adjust the pulse extension for the CIRA, ORIS, ORC and ORD outputs. The minimum pulse duration of the over-range output is 4 * CIRA sampling cycles. Incrementing this field doubles the monitoring period.</td></tr></table>	7	6	5	4	3	2	1	0	RESERVED				OVR_EN		OVR_N		RW				RW		RW		Bit	Field	Type	Reset	Description	7:4	RESERVED	RW	0x0	Must write default value.	3	OVR_EN	RW	0x0	Enables over-range status output pins when set high. The CIRA, ORIS, ORC and ORD outputs are held low when OVR_EN is set low.	2:0	OVR_N	RW	0x7	Program this register to adjust the pulse extension for the CIRA, ORIS, ORC and ORD outputs. The minimum pulse duration of the over-range output is 4 * CIRA sampling cycles. Incrementing this field doubles the monitoring period.
7	6	5	4	3	2	1	0																																											
RESERVED				OVR_EN		OVR_N																																												
RW				RW		RW																																												
Bit	Field	Type	Reset	Description																																														
7:4	RESERVED	RW	0x0	Must write default value.																																														
3	OVR_EN	RW	0x0	Enables over-range status output pins when set high. The CIRA, ORIS, ORC and ORD outputs are held low when OVR_EN is set low.																																														
2:0	OVR_N	RW	0x7	Program this register to adjust the pulse extension for the CIRA, ORIS, ORC and ORD outputs. The minimum pulse duration of the over-range output is 4 * CIRA sampling cycles. Incrementing this field doubles the monitoring period.																																														
28	JESD_EN	w	0x200	0x01	0x01	写 0x00 : 关闭 JESD204C interface 写 0x01 : 使能 JESD204C interface JESD204C Subsystem Enable (default: 0x01) Figure 6-60. JESD_EN Register <table><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="6">RESERVED</td><td colspan="2">JESD_EN</td></tr><tr><td colspan="6">RW</td><td colspan="2">RW</td></tr></table> Table 6-98. JESD_EN Register Field Descriptions <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>7:1</td><td>RESERVED</td><td>RW</td><td>0x0</td><td>Must write default value.</td></tr><tr><td>0</td><td>JESD_EN</td><td>RW</td><td>0x1</td><td>0 : Disable JESD204C interface 1 : Enable JESD204C interface Note: Before altering other JESD204C registers, you must clear JESD_EN. When JESD_EN is 0, the block is held in reset and the serializers are powered down. The clocks are gated off to save power. The LMPCLEMC counter is also held in reset, so SYSREF will not align the LMPCLEMC. Note: Always set CAL_EN before setting JESD_EN. Note: Always clear JESD_EN before clearing CAL_EN.</td></tr></table>	7	6	5	4	3	2	1	0	RESERVED						JESD_EN		RW						RW		Bit	Field	Type	Reset	Description	7:1	RESERVED	RW	0x0	Must write default value.	0	JESD_EN	RW	0x1	0 : Disable JESD204C interface 1 : Enable JESD204C interface Note: Before altering other JESD204C registers, you must clear JESD_EN. When JESD_EN is 0, the block is held in reset and the serializers are powered down. The clocks are gated off to save power. The LMPCLEMC counter is also held in reset, so SYSREF will not align the LMPCLEMC. Note: Always set CAL_EN before setting JESD_EN. Note: Always clear JESD_EN before clearing CAL_EN.					
7	6	5	4	3	2	1	0																																											
RESERVED						JESD_EN																																												
RW						RW																																												
Bit	Field	Type	Reset	Description																																														
7:1	RESERVED	RW	0x0	Must write default value.																																														
0	JESD_EN	RW	0x1	0 : Disable JESD204C interface 1 : Enable JESD204C interface Note: Before altering other JESD204C registers, you must clear JESD_EN. When JESD_EN is 0, the block is held in reset and the serializers are powered down. The clocks are gated off to save power. The LMPCLEMC counter is also held in reset, so SYSREF will not align the LMPCLEMC. Note: Always set CAL_EN before setting JESD_EN. Note: Always clear JESD_EN before clearing CAL_EN.																																														
29	CAL_SOFT_TRIG	w	0x6C	0x00	0x01	先写0x00,为下一步准备 6.6.29 CAL_SOFT_TRIG Register (Address = 0x6C) [reset = 0x01] CAL_SOFT_TRIG is shown in Figure 6-48 and described in Table 6-86. Return to the Summary Table. Calibration Software Trigger (default: 0x01) Figure 6-48. CAL_SOFT_TRIG Register <table><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="6">RESERVED</td><td colspan="2">CAL_SOFT_TRIG</td></tr><tr><td colspan="6">RW</td><td colspan="2">RW</td></tr></table> Table 6-86. CAL_SOFT_TRIG Register Field Descriptions <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>7:1</td><td>RESERVED</td><td>RW</td><td>0x0</td><td>Must write default value.</td></tr></table> Table 6-86. CAL_SOFT_TRIG Register Field Descriptions (continued) <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>0</td><td>CAL_SOFT_TRIG</td><td>RW</td><td>0x1</td><td>CAL_SOFT_TRIG is a software bit to provide the functionality of the CALTRIG input pin when there are no hardware resources to drive CALTRIG. Program CAL_TRIG_EN=0 to use CAL_SOFT_TRIG for the calibration trigger. Note: If no calibration trigger is needed, leave CAL_TRIG_EN=0 and CAL_SOFT_TRIG=1 (trigger set high).</td></tr></table>	7	6	5	4	3	2	1	0	RESERVED						CAL_SOFT_TRIG		RW						RW		Bit	Field	Type	Reset	Description	7:1	RESERVED	RW	0x0	Must write default value.	Bit	Field	Type	Reset	Description	0	CAL_SOFT_TRIG	RW	0x1	CAL_SOFT_TRIG is a software bit to provide the functionality of the CALTRIG input pin when there are no hardware resources to drive CALTRIG. Program CAL_TRIG_EN=0 to use CAL_SOFT_TRIG for the calibration trigger. Note: If no calibration trigger is needed, leave CAL_TRIG_EN=0 and CAL_SOFT_TRIG=1 (trigger set high).
7	6	5	4	3	2	1	0																																											
RESERVED						CAL_SOFT_TRIG																																												
RW						RW																																												
Bit	Field	Type	Reset	Description																																														
7:1	RESERVED	RW	0x0	Must write default value.																																														
Bit	Field	Type	Reset	Description																																														
0	CAL_SOFT_TRIG	RW	0x1	CAL_SOFT_TRIG is a software bit to provide the functionality of the CALTRIG input pin when there are no hardware resources to drive CALTRIG. Program CAL_TRIG_EN=0 to use CAL_SOFT_TRIG for the calibration trigger. Note: If no calibration trigger is needed, leave CAL_TRIG_EN=0 and CAL_SOFT_TRIG=1 (trigger set high).																																														
30	CAL_SOFT_TRIG	w	0x6C	0x01		使能软件触发校准的功能																																												

					6.6.29 CAL_SOFT_TRIG Register (Address = 0x60) [reset = 0x01] CAL_SOFT_TRIG is shown in Figure 6-48 and described in Table 6-86. Return to the Summary Table. Calibration Software Trigger (default: 0x01) Figure 6-48. CAL_SOFT_TRIG Register <table><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="7">RESERVED</td><td>CAL_SOFT_TRIG</td></tr><tr><td colspan="7">RW-0x0</td><td>RW-0x1</td></tr></table> Table 6-86. CAL_SOFT_TRIG Register Field Descriptions <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>7:1</td><td>RESERVED</td><td>RW</td><td>0x0</td><td>Must write default value.</td></tr></table> Table 6-86. CAL_SOFT_TRIG Register Field Descriptions (continued) <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>0</td><td>CAL_SOFT_TRIG</td><td>RW</td><td>0x1</td><td>CAL_SOFT_TRIG is a software bit to provide the functionality of the CALTRIG input pin when there are no hardware resources to drive CALTRIG. Program CAL_TRIG_EN=0 to use CAL_SOFT_TRIG for the calibration trigger. Note: If no calibration trigger is needed, leave CAL_TRIG_EN=0 and CAL_SOFT_TRIG=1 (trigger set high).</td></tr></table>	7	6	5	4	3	2	1	0	RESERVED							CAL_SOFT_TRIG	RW-0x0							RW-0x1	Bit	Field	Type	Reset	Description	7:1	RESERVED	RW	0x0	Must write default value.	Bit	Field	Type	Reset	Description	0	CAL_SOFT_TRIG	RW	0x1	CAL_SOFT_TRIG is a software bit to provide the functionality of the CALTRIG input pin when there are no hardware resources to drive CALTRIG. Program CAL_TRIG_EN=0 to use CAL_SOFT_TRIG for the calibration trigger. Note: If no calibration trigger is needed, leave CAL_TRIG_EN=0 and CAL_SOFT_TRIG=1 (trigger set high).																														
7	6	5	4	3	2	1	0																																																																								
RESERVED							CAL_SOFT_TRIG																																																																								
RW-0x0							RW-0x1																																																																								
Bit	Field	Type	Reset	Description																																																																											
7:1	RESERVED	RW	0x0	Must write default value.																																																																											
Bit	Field	Type	Reset	Description																																																																											
0	CAL_SOFT_TRIG	RW	0x1	CAL_SOFT_TRIG is a software bit to provide the functionality of the CALTRIG input pin when there are no hardware resources to drive CALTRIG. Program CAL_TRIG_EN=0 to use CAL_SOFT_TRIG for the calibration trigger. Note: If no calibration trigger is needed, leave CAL_TRIG_EN=0 and CAL_SOFT_TRIG=1 (trigger set high).																																																																											
31	CAL_STATUS	r(read-only))	0x6A	0x0	- bit[0]指示前台校准是否完成 - 等待100ms之后，每间隔10ms轮询一次，并打印，直到读出的bit[0]为1(表示前台校准已经完成),才进行下一步																																																																										
32	CLK_CTRL0	w	0x29	0xA0	开启SYSREF处理 6.6.5 CLK_CTRL0 Register (Address = 0x29) [reset = 0x80] CLK_CTRL0 is shown in Figure 6-24 and described in Table 6-42. Return to the Summary Table. Clock Control 0 (default: 0x80) Figure 6-24. CLK_CTRL0 Register <table><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>RESERVED</td><td>SYSREF_PROG_C_EN</td><td>SYSREF_REC_V_EN</td><td>SYSREF_ZOOM_M</td><td colspan="4">SYSREF_SEL</td></tr><tr><td>RW-0x1</td><td>RW-0x0</td><td>RW-0x0</td><td>RW-0x0</td><td colspan="4">RW-0x0</td></tr></table> Table 6-42. CLK_CTRL0 Register Field Descriptions <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>7</td><td>RESERVED</td><td>RW</td><td>0x1</td><td>Must write default value.</td></tr><tr><td>6</td><td>SYSREF_PROG_EN</td><td>RW</td><td>0x0</td><td>This bit enables the SYSREF processor, which allows the device to process SYSREF events (default: disabled). SYSREF_REC_V_EN must be set before setting SYSREF_PROG_EN.</td></tr><tr><td>5</td><td>SYSREF_REC_V_EN</td><td>RW</td><td>0x0</td><td>Set this bit to enable the SYSREF receiver circuit (default: disabled).</td></tr><tr><td>4</td><td>SYSREF_ZOOM</td><td>RW</td><td>0x0</td><td>Set this bit to zoom in the SYSREF windowing status and delays (impacts SYSREF_POS and SYSREF_SEL). When set, the delays used in the SYSREF windowing feature (reported in the SYSREF_POS register) become smaller. Use SYSREF_ZOOM for high clock rates, specifically when multiple SYSREF valid windows are encountered in the SYSREF_POS register; see the SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing) section.</td></tr><tr><td>3:0</td><td>SYSREF_SEL</td><td>RW</td><td>0x0</td><td>Set this field to select which SYSREF delay to use. Set this field based on the results returned by SYSREF_POS; see the SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing) section.</td></tr></table>	7	6	5	4	3	2	1	0	RESERVED	SYSREF_PROG_C_EN	SYSREF_REC_V_EN	SYSREF_ZOOM_M	SYSREF_SEL				RW-0x1	RW-0x0	RW-0x0	RW-0x0	RW-0x0				Bit	Field	Type	Reset	Description	7	RESERVED	RW	0x1	Must write default value.	6	SYSREF_PROG_EN	RW	0x0	This bit enables the SYSREF processor, which allows the device to process SYSREF events (default: disabled). SYSREF_REC_V_EN must be set before setting SYSREF_PROG_EN.	5	SYSREF_REC_V_EN	RW	0x0	Set this bit to enable the SYSREF receiver circuit (default: disabled).	4	SYSREF_ZOOM	RW	0x0	Set this bit to zoom in the SYSREF windowing status and delays (impacts SYSREF_POS and SYSREF_SEL). When set, the delays used in the SYSREF windowing feature (reported in the SYSREF_POS register) become smaller. Use SYSREF_ZOOM for high clock rates, specifically when multiple SYSREF valid windows are encountered in the SYSREF_POS register; see the SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing) section.	3:0	SYSREF_SEL	RW	0x0	Set this field to select which SYSREF delay to use. Set this field based on the results returned by SYSREF_POS; see the SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing) section.																				
7	6	5	4	3	2	1	0																																																																								
RESERVED	SYSREF_PROG_C_EN	SYSREF_REC_V_EN	SYSREF_ZOOM_M	SYSREF_SEL																																																																											
RW-0x1	RW-0x0	RW-0x0	RW-0x0	RW-0x0																																																																											
Bit	Field	Type	Reset	Description																																																																											
7	RESERVED	RW	0x1	Must write default value.																																																																											
6	SYSREF_PROG_EN	RW	0x0	This bit enables the SYSREF processor, which allows the device to process SYSREF events (default: disabled). SYSREF_REC_V_EN must be set before setting SYSREF_PROG_EN.																																																																											
5	SYSREF_REC_V_EN	RW	0x0	Set this bit to enable the SYSREF receiver circuit (default: disabled).																																																																											
4	SYSREF_ZOOM	RW	0x0	Set this bit to zoom in the SYSREF windowing status and delays (impacts SYSREF_POS and SYSREF_SEL). When set, the delays used in the SYSREF windowing feature (reported in the SYSREF_POS register) become smaller. Use SYSREF_ZOOM for high clock rates, specifically when multiple SYSREF valid windows are encountered in the SYSREF_POS register; see the SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing) section.																																																																											
3:0	SYSREF_SEL	RW	0x0	Set this field to select which SYSREF delay to use. Set this field based on the results returned by SYSREF_POS; see the SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing) section.																																																																											
33	CLK_CTRL0	w	0x29	0xE0	开启SYSREF处理 6.6.5 CLK_CTRL0 Register (Address = 0x29) [reset = 0x80] CLK_CTRL0 is shown in Figure 6-24 and described in Table 6-42. Return to the Summary Table. Clock Control 0 (default: 0x80) Figure 6-24. CLK_CTRL0 Register <table><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>RESERVED</td><td>SYSREF_PROG_C_EN</td><td>SYSREF_REC_V_EN</td><td>SYSREF_ZOOM_M</td><td colspan="4">SYSREF_SEL</td></tr><tr><td>RW-0x1</td><td>RW-0x0</td><td>RW-0x0</td><td>RW-0x0</td><td colspan="4">RW-0x0</td></tr></table> Table 6-42. CLK_CTRL0 Register Field Descriptions <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>7</td><td>RESERVED</td><td>RW</td><td>0x1</td><td>Must write default value.</td></tr><tr><td>6</td><td>SYSREF_PROG_EN</td><td>RW</td><td>0x0</td><td>This bit enables the SYSREF processor, which allows the device to process SYSREF events (default: disabled). SYSREF_REC_V_EN must be set before setting SYSREF_PROG_EN.</td></tr><tr><td>5</td><td>SYSREF_REC_V_EN</td><td>RW</td><td>0x0</td><td>Set this bit to enable the SYSREF receiver circuit (default: disabled).</td></tr><tr><td>4</td><td>SYSREF_ZOOM</td><td>RW</td><td>0x0</td><td>Set this bit to zoom in the SYSREF windowing status and delays (impacts SYSREF_POS and SYSREF_SEL). When set, the delays used in the SYSREF windowing feature (reported in the SYSREF_POS register) become smaller. Use SYSREF_ZOOM for high clock rates, specifically when multiple SYSREF valid windows are encountered in the SYSREF_POS register; see the SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing) section.</td></tr><tr><td>3:0</td><td>SYSREF_SEL</td><td>RW</td><td>0x0</td><td>Set this field to select which SYSREF delay to use. Set this field based on the results returned by SYSREF_POS; see the SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing) section.</td></tr></table>	7	6	5	4	3	2	1	0	RESERVED	SYSREF_PROG_C_EN	SYSREF_REC_V_EN	SYSREF_ZOOM_M	SYSREF_SEL				RW-0x1	RW-0x0	RW-0x0	RW-0x0	RW-0x0				Bit	Field	Type	Reset	Description	7	RESERVED	RW	0x1	Must write default value.	6	SYSREF_PROG_EN	RW	0x0	This bit enables the SYSREF processor, which allows the device to process SYSREF events (default: disabled). SYSREF_REC_V_EN must be set before setting SYSREF_PROG_EN.	5	SYSREF_REC_V_EN	RW	0x0	Set this bit to enable the SYSREF receiver circuit (default: disabled).	4	SYSREF_ZOOM	RW	0x0	Set this bit to zoom in the SYSREF windowing status and delays (impacts SYSREF_POS and SYSREF_SEL). When set, the delays used in the SYSREF windowing feature (reported in the SYSREF_POS register) become smaller. Use SYSREF_ZOOM for high clock rates, specifically when multiple SYSREF valid windows are encountered in the SYSREF_POS register; see the SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing) section.	3:0	SYSREF_SEL	RW	0x0	Set this field to select which SYSREF delay to use. Set this field based on the results returned by SYSREF_POS; see the SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing) section.																				
7	6	5	4	3	2	1	0																																																																								
RESERVED	SYSREF_PROG_C_EN	SYSREF_REC_V_EN	SYSREF_ZOOM_M	SYSREF_SEL																																																																											
RW-0x1	RW-0x0	RW-0x0	RW-0x0	RW-0x0																																																																											
Bit	Field	Type	Reset	Description																																																																											
7	RESERVED	RW	0x1	Must write default value.																																																																											
6	SYSREF_PROG_EN	RW	0x0	This bit enables the SYSREF processor, which allows the device to process SYSREF events (default: disabled). SYSREF_REC_V_EN must be set before setting SYSREF_PROG_EN.																																																																											
5	SYSREF_REC_V_EN	RW	0x0	Set this bit to enable the SYSREF receiver circuit (default: disabled).																																																																											
4	SYSREF_ZOOM	RW	0x0	Set this bit to zoom in the SYSREF windowing status and delays (impacts SYSREF_POS and SYSREF_SEL). When set, the delays used in the SYSREF windowing feature (reported in the SYSREF_POS register) become smaller. Use SYSREF_ZOOM for high clock rates, specifically when multiple SYSREF valid windows are encountered in the SYSREF_POS register; see the SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing) section.																																																																											
3:0	SYSREF_SEL	RW	0x0	Set this field to select which SYSREF delay to use. Set this field based on the results returned by SYSREF_POS; see the SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing) section.																																																																											
34	SYSREF_POS	r	0x2C		读出24bit状态值，其中 bit[23]和 bit[0] 一定为1，指示SYSREF边沿相对时钟的位置，下一步使用这个读出的值。 6.6.8 SYSREF_POS Register (Address = 0x2C) [reset = 0x0] SYSREF_POS is shown in Figure 6-27 and described in Table 6-65. Return to the Summary Table. SYSREF Capture Position (read-only status) Figure 6-27. SYSREF_POS Register <table><tr><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td></tr><tr><td colspan="8">SYSREF_POS</td></tr><tr><td colspan="8">R-0x0</td></tr><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td></tr><tr><td colspan="8">SYSREF_POS</td></tr><tr><td colspan="8">R-0x0</td></tr><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="8">SYSREF_POS</td></tr></table> Table 6-65. SYSREF_POS Register Field Descriptions <table><tr><th>Bit</th><th>Field</th><th>Type</th><th>Reset</th><th>Description</th></tr><tr><td>23:0</td><td>SYSREF_POS</td><td>R</td><td>0x0</td><td>Returns a 24-bit status value that indicates the position of the SYSREF edge with respect to CLK0. Use this to program SYSREF_SEL.</td></tr></table>	23	22	21	20	19	18	17	16	SYSREF_POS								R-0x0								15	14	13	12	11	10	9	8	SYSREF_POS								R-0x0								7	6	5	4	3	2	1	0	SYSREF_POS								Bit	Field	Type	Reset	Description	23:0	SYSREF_POS	R	0x0	Returns a 24-bit status value that indicates the position of the SYSREF edge with respect to CLK0. Use this to program SYSREF_SEL.
23	22	21	20	19	18	17	16																																																																								
SYSREF_POS																																																																															
R-0x0																																																																															
15	14	13	12	11	10	9	8																																																																								
SYSREF_POS																																																																															
R-0x0																																																																															
7	6	5	4	3	2	1	0																																																																								
SYSREF_POS																																																																															
Bit	Field	Type	Reset	Description																																																																											
23:0	SYSREF_POS	R	0x0	Returns a 24-bit status value that indicates the position of the SYSREF edge with respect to CLK0. Use this to program SYSREF_SEL.																																																																											
35	CLK_CTRL0	w	0X29	0xE6(需要调整)																																																																											

36	TMSTP_CTRL	w	0x3B	0x01	0x00
37	JESD_STATUS	r	0x208	0x1D	0x00

6.6.5 CLK_CTRL0 Register (Address = 0x29) [reset = 0x00]

CLK_CTRL0 is shown in Figure 6-24 and described in Table 6-42.

Return to the [Summary Table](#).

Clock Control 0 (default: 0x00)

Figure 6-24. CLK_CTRL0 Register

7	6	5	4	3	2	1	0
RESERVED	SYSREF_PROG_EN	SYSREF_RECV_V_EN	SYSREF_ZOOM			SYSREF_SEL	
R/W-0x1	R/W-0x0	R/W-0x0	R/W-0x0			R/W-0x0	

Table 6-42. CLK_CTRL0 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R/W	0x1	Must write default value.
6	SYSREF_PROG_EN	R/W	0x0	This bit enables the SYSREF processor, which allows the device to process SYSREF events (default: disabled). SYSREF_RECV_EN must be set before setting SYSREF_PROG_EN.
5	SYSREF_RECV_EN	R/W	0x0	Set this bit to enable the SYSREF receiver circuit (default: disabled).
4	SYSREF_ZOOM	R/W	0x0	Set this bit to zoom in the SYSREF windowing status and delay (impacts SYSREF_POS and SYSREF_SEL). When set, the delay used in the SYSREF windowing feature (reported in the SYSREF_POS register) becomes smaller. Use SYSREF_ZOOM for high clock rates, specifically when multiple SYSREF valid windows are encountered in the SYSREF_POS register; see the SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing) section.
3:0	SYSREF_SEL	R/W	0x0	Set this field to select which SYSREF delay to use. Set this field based on the results returned by SYSREF_POS; see the SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing) section.

- 1、高4bit固定为0xE
- 2、低4bit值按照下面方法确定
- 根据SYSREF_POS的值,并参考下表,来设置SYSREF_SEL的值

表 8-7. Examples of SYSREF_POS Readings and SYSREF_SEL Selections

SYSREF_POS[23:0]		OPTIMAL SYSREF_SEL SETTING	
0x02E7-0F (Largest Delay)	0x02E7-0F (Smallest Delay)		
b10000000	b01100000	8 or 9	
b10011000	b00010000	12	
b10000000	b01100000	6 or 7	
b10000000	b00000001	4 or 15	
b10001100	b00110001	5	

(1) Red coloration indicates the bits that are selected, as given in the last column of this table.

例如：SYSREF_POS读出的值为：0x01 0x00 0x80 0X02E: 0x80; 0X02D: 0x00; 0x02C: 0x01

0x80 0x00 0x01

二进制值：10000000_00000000_00000001

SYSREF_SEL值：虽然SYSREF_POS有24位，但是仅使用前16位bit[15:0],按照表8-7，应该选择长连0串中的中间0的位置，应该选择8，这里选择6也是可以的，因为靠近8。

注：选择6可能考虑了，由于温度升高sysref延时增大的原因。

TMSTP 接口设置为差分

6.6.11 TMSTP_CTRL Register (Address = 0x3B) [reset = 0x00]

TMSTP_CTRL is shown in Figure 6-30 and described in Table 6-68.

Return to the [Summary Table](#).

TIMESTAMP (TMSTP) Control (default: 0x00)

Figure 6-30. TMSTP_CTRL Register

7	6	5	4	3	2	1	0
RESERVED						TMSTP_LVPECL_EN	TMSTP_RECV_EN
						R/W-0x0	R/W-0x0

Table 6-68. TMSTP_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
7:2	RESERVED	R/W	0x0	Must write default value.
1	TMSTP_LVPECL_EN	R/W	0x0	When set, activates the low voltage PECL mode for the differential, TMSTP input. The internal termination for each input pin (TMSTP+ and TMSTP-) becomes a 50-Ω resistor to ground. There is no input common-mode self-biasing for TMSTP+ when TMSTP_LVPECL_EN is set to 1.
0	TMSTP_RECV_EN	R/W	0x0	Enables the differential differential TMSTP+ input.

- 等待10ms之后，每间隔1ms 轮询一次，并打印，直到读出的：
- bit[6]为1(表示 JESD204C 链路建立)；

- bit[2]为1(表示 SerDes PLL (S-PLL) 锁定);
- bit[0]为1(表示 converter PLL (C-PLL) 锁定),才进行下一步

6.6.49 JESD_STATUS Register (Address = 0x208) [reset = 0x0]
JESD_STATUS is shown in Figure 6-68 and described in Table 6-106.

Return to the Summary Table.

JESD204C / System Status Register

Figure 6-68. JESD_STATUS Register							
7	6	5	4	3	2	1	0
RESERVED	LINK_UP	SYNC_STATUS	REALIGNED	ALIGNED	SPLL_LOCKED	RESERVED	CPLL_LOCKED
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

Table 6-106. JESD_STATUS Register Field Descriptions			
Bit	Field	Type	Reset
7	RESERVED	R/W	0
6	LINK_UP	R/W	0
5	SYNC_STATUS	R/W	0
4	REALIGNED	R/W	0
3	ALIGNED	R/W	0
2	SPLL_LOCKED	R/W	0
1	RESERVED	R/W	0
0	CPLL_LOCKED	R/W	0

5 ADC配置后输出的信息

=== ADC09DJ1300 + JESD204C RX bring-up ===

adc_spi_init ok, SCLK<=1000 Hz (t_half=500 us)

[adc_init] ADC_PWR_EN(MIO23) = 1, wait 1ms

VENDOR_ID : 51

[adc_init] CONFIG_A (0x000) = 0x30 (expect 0x30)

[poll] INIT_STATUS (0x270) = 0x01

[poll] VCO_CAL_STATUS (0x05E) = 0x03

[adc_init] low power registers SKIPPED (out of documented range at 1.3 GSPS)

[adc_init] JMODE (0x201) = 0x0E, JTEST (0x205) = 0x04 (Ramp pattern)

[adc_init] VCO_CAL_STATUS (0x05E) = 0x03

[poll] JESD_STATUS(C-PLL) (0x208) = 0x01

[poll] CAL_STATUS (0x06A) = 0x0C

[poll] CAL_STATUS (0x06A) = 0x0C

[poll] CAL_STATUS (0x06A) = 0x0C

[poll] CAL_STATUS (0x06A) = 0x0F

[adc_init] SYSREF_POS = 0x01 0x00 0x80 -> 0x800001

[poll] JESD_STATUS(PLL) (0x208) = 0x1D

[adc_init] done: S-PLL and C-PLL locked, JESD_STATUS = 0x1D (link up bit[6] = 0)

读 REG_FIFO_LANE_ALM : FF

写0x01 之后，再读 REG_FIFO_LANE_ALM : FE

读 REG_ALM_STATUS : E

写0x3F 之后，再读REG_ALM_STATUS : 3F

adc_init ok