




XCKU115_FLVA1517









XCKU115_FLVA1517



XCKU115_FLVA1517



XCKU115_FLVA1517





TEXAS INSTRUMENTS

Title: **POWER SUPPLIES +.9V, +1.8V**

Size B	Document Number	DAC38RF8xEVM	Rev G
---------------	-----------------	---------------------	--------------

Date: Wednesday, November 30, 2022 Sheet 25 of 42



TEXAS INSTRUMENTS


Title: **POWER SUPPLIES**

Size **B** Document Number **DAC38RF8xEVM** Rev **G**


Date: Wednesday, November 30, 2022 Sheet 26 of 42

PAGENAME

10GHz / Channel 1



LogiSen Technology Co., Ltd		LogiSen
Project	XCKU060SAR	Rev A
Size	EE Designer	DOC No.
Date	Tuesday, December 06, 2022	Sheet 29 of 42



FPGA_CORECLK0_P	R278	100
FPGA_CORECLK0_N		
FPGA_SYSREFCLK0_P	R281	100
FPGA_SYSREFCLK0_N		
FPGA_CORECLK2_P	R284	100
FPGA_CORECLK2_N		
FPGA_SYSREFCLK2_P	R285	100
FPGA_SYSREFCLK2_N		

LMK_DCLKOUT_0P	C540	0.1uF	FPGA_CORECLK0_P	FPGA_CORECLK0_P	16
LMK_DCLKOUT_0N	C540	0.1uF	FPGA_CORECLK0_N	FPGA_CORECLK0_N	16
LMK_SDCLKOUT_1P	C541	0.1uF	FPGA_SYSREFCLK0_P	FPGA_SYSREFCLK0_P	16
LMK_SDCLKOUT_1N	C542	0.1uF	FPGA_SYSREFCLK0_N	FPGA_SYSREFCLK0_N	16
LMK_DCLKOUT_2P	C545	0.1uF	FPGA_GTHCLK1_P	FPGA_GTHCLK1_P	16
LMK_DCLKOUT_2N	C547	0.1uF	FPGA_GTHCLK1_N	FPGA_GTHCLK1_N	16
LMK_SDCLKOUT_3P	C548	0.1uF	FPGA_TIM_P	FPGA_TIM_P	16
LMK_SDCLKOUT_3N	C549	0.1uF	FPGA_TIM_N	FPGA_TIM_N	16
LMK_DCLKOUT_4P	C550	0.1uF	FPGA_GTHCLK2_P	FPGA_GTHCLK2_P	16
LMK_DCLKOUT_4N	C551	0.1uF	FPGA_GTHCLK2_N	FPGA_GTHCLK2_N	16
LMK_SDCLKOUT_5P	C552	0.1uF	FPGA_GTHCLK3_P	FPGA_GTHCLK3_P	16
LMK_SDCLKOUT_5N	C553	0.1uF	FPGA_GTHCLK3_N	FPGA_GTHCLK3_N	16
LMK_DCLKOUT_6P	C560	0.1uF	ADC2CLK720_P	ADC2CLK720_P	23
LMK_DCLKOUT_6N	C563	0.1uF	ADC2CLK720_N	ADC2CLK720_N	23
LMK_SDCLKOUT_7P	C564	0.1uF	ADC2SYSREF_P	ADC2SYSREF_P	23
LMK_SDCLKOUT_7N	C565	0.1uF	ADC2SYSREF_N	ADC2SYSREF_N	23
LMK_DCLKOUT_8P	C567	0.1uF	FPGA_CORECLK2_P	FPGA_CORECLK2_P	20
LMK_DCLKOUT_8N	C568	0.1uF	FPGA_CORECLK2_N	FPGA_CORECLK2_N	20
LMK_SDCLKOUT_9P	C572	0.1uF	FPGA_SYSREFCLK2_P	FPGA_SYSREFCLK2_P	21
LMK_SDCLKOUT_9N	C575	0.1uF	FPGA_SYSREFCLK2_N	FPGA_SYSREFCLK2_N	21
LMK_DCLKOUT_10P	C576	0.1uF	DAC_CLK_IN_P	DAC_CLK_IN_P	23
LMK_DCLKOUT_10N	C578	0.1uF	DAC_CLK_IN_N	DAC_CLK_IN_N	23
LMK_SDCLKOUT_11P	C580	0.1uF	DAC_SYSREF_P	DAC_SYSREF_P	23
LMK_SDCLKOUT_11N	C581	0.1uF	DAC_SYSREF_N	DAC_SYSREF_N	23
LMK_DCLKOUT_12P	C584	0.1uF	ADC1CLK720_P	ADC1CLK720_P	23
LMK_DCLKOUT_12N	C589	0.1uF	ADC1CLK720_N	ADC1CLK720_N	23
LMK_SDCLKOUT_13P	C590	0.1uF	ADC1SYSREF_P	ADC1SYSREF_P	23
LMK_SDCLKOUT_13N	C591	0.1uF	ADC1SYSREF_N	ADC1SYSREF_N	23

AD	FPGA_GTHCLK1_P	R279	100
AD	FPGA_GTHCLK1_N		
AD	FPGA_GTHCLK2_P	R291	100
AD	FPGA_GTHCLK2_N		
AD	FPGA_GTHCLK3_P	R293	100
AD	FPGA_GTHCLK3_N		
TIM	FPGA_TIM_P	R295	100
TIM	FPGA_TIM_N		

光通信	FPGA_GTH_125M_N	R290	100
flash	FPGA_GTH_125M_P		
flash	FPGA_CLK2_125M_N	R292	100
FPGA	FPGA_CLK1_125M_N	R294	100
FPGA	FPGA_CLK1_125M_P		
FPGA	LMK_FIN_N	R296	100
FPGA	LMK_FIN_P		

VCC1_VCO	10	CPOUT1	32	LMK_CPOUT1
VCC2_CG1	17	CPOUT2	46	LMK_CPOUT2
VCC3_SYSREF	21	OSCOUT_CLKIN_2P	40	
VCC4_CG2	26	OSCOUT_CLKIN_2N	41	
VCC5_DIG	36	DCLKOUT_0P	1	LMK_DCLKOUT_0P
VCC6_PLL1	39	DCLKOUT_0N	2	LMK_DCLKOUT_0N
VCC7_OSCOUT	42	SDCLKOUT_1P	3	LMK_SDCLKOUT_1P
VCC8_OSCIN	45	SDCLKOUT_1N	4	LMK_SDCLKOUT_1N
VCC9_CP2	47	LMK_DCLKOUT_2P	15	LMK_DCLKOUT_2P
VCC10_PLL2	53	DCLKOUT_2N	16	LMK_DCLKOUT_2N
VCC11_CG3	64	SDCLKOUT_3P	13	LMK_SDCLKOUT_3P
VCC12_CG0	64	SDCLKOUT_3N	14	LMK_SDCLKOUT_3N
CLKIN_0P	37	LMK_DCLKOUT_4P	24	LMK_DCLKOUT_4P
CLKIN_0N	38	DCLKOUT_4N	25	LMK_DCLKOUT_4N
CLKIN1_FIN_FBCLKIN_P	34	SDCLKOUT_5P	22	LMK_SDCLKOUT_5P
CLKIN1_FIN_FBCLKIN_N	35	SDCLKOUT_5N	23	LMK_SDCLKOUT_5N
OSCOIN_P	43	DCLKOUT_6P	27	LMK_DCLKOUT_6P
OSCOIN_N	44	DCLKOUT_6N	28	LMK_DCLKOUT_6N
RESET_GPO	5	SDCLKOUT_7P	28	LMK_SDCLKOUT_7P
SYNC_SYSREF_REQ	6	SDCLKOUT_7N	30	LMK_SDCLKOUT_7N
CS	18	DCLKOUT_8P	51	LMK_DCLKOUT_8P
SCK	19	DCLKOUT_8N	52	LMK_DCLKOUT_8N
SDIO	20	SDCLKOUT_8P	49	LMK_SDCLKOUT_8P
SDIO	20	SDCLKOUT_8N	50	LMK_SDCLKOUT_8N
CLKIN_SEL0	58	DCLKOUT_10P	54	LMK_DCLKOUT_10P
CLKIN_SEL1	59	DCLKOUT_10N	55	LMK_DCLKOUT_10N
STATUS_LD1	48	SDCLKOUT_10N	56	LMK_SDCLKOUT_10N
STATUS_LD2	11	SDCLKOUT_11P	57	LMK_SDCLKOUT_11P
LD0BP1	12	DCLKOUT_12P	62	LMK_DCLKOUT_12P
LD0BP2	12	DCLKOUT_12N	63	LMK_DCLKOUT_12N
NC1	49	SDCLKOUT_12N	60	LMK_SDCLKOUT_12N
NC2	49	SDCLKOUT_13P	61	LMK_SDCLKOUT_13P
NC3	49	SDCLKOUT_13N	61	LMK_SDCLKOUT_13N
EP	65			

LMK_SDCLKOUT_13P	R297	240	1%
LMK_SDCLKOUT_13N	R298	240	1%
LMK_SDCLKOUT_7P	R299	240	1%
LMK_SDCLKOUT_7N	R301	240	1%
LMK_DCLKOUT_11P	R302	240	1%
LMK_DCLKOUT_11N	R303	240	1%
LMK_DCLKOUT_12P	R305	240	1%
LMK_DCLKOUT_12N	R306	240	1%
LMK_DCLKOUT_6P	R307	240	1%
LMK_DCLKOUT_6N	R308	240	1%
LMK_DCLKOUT_10P	R309	240	1%
LMK_DCLKOUT_10N	R311	240	1%