



	ISEL/RST#=0	ISEL/RST#=1
ISEL/RST#	non I _C mode	I _C mode
BSEL/SCL	a high level selects 24-bit input, single-edge input mode, a low level selects 12-bit input, dual-edge input mode.	I _C clock input
DSEL/SDA	this pin is used with BSEL and VREF to select the single-ended or differential input clock mode .	I _C bidirectional data line.
EDGE	a high level selects the primary latch to occur on the rising edge of the input clock. A low level selects the primary latch to occur on the falling edge of the input clock.	this pin is used to monitor the hot plug detect signal.
DKEN	a high level enables de-skew with the trim increment determined by DKN[3:0]	the value of DKEN and the trim increment are selected through I _C . In this configuration, the DSEN should be tied to GND or VDD.
DK[3:1]	When the I _C bus is disabled (ISEL = low) and the de-skew mode is disabled (DKEN = low), these three inputs become the control inputs. All three inputs support 3.3-V CMOS signal levels. All control inputs are pulled up to VDD through resistors so that if left unconnected they default to all low.	these three inputs become the 3 LSBs of the I _C slave address, A[3:1].