

TMS320C54x DSP Design Workshop

Student Guide

DSP54-NOTES-4.02 May 2000

Technical Training

Copyright $\ensuremath{\mathbb{C}}$ 2000 Texas Instruments Incorporated. All rights reserved.

Notice

No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior written permission of Texas Instruments.

Texas Instruments reserves the right to update this Guide to reflect the most current product information for the spectrum of users. If there are any differences between this Guide and a technical reference manual, references should always be made to the most current reference manual. Information contained in this publication is believed to be accurate and reliable. However, responsibility is assumed neither for its use nor any infringement of patents or rights of others that may result from its use. No license is granted by implication or otherwise under any patent or patent right of Texas Instruments or others.

Revision History

April 1998, Version 3.1 July 1998, Version 3.2 June 1999, Version 3.3 October 1999, Version 4.0 December 1999, Version 4.01 May 2000, Version 4.02

Welcome to the 'C54x Workshop





This is a tentative agenda. Your instructor is free to rearrange and add or delete material as they see fit. If you have any specific interests please make the instructor aware of them.

Your promptness will help keep the workshop on schedule. Try to arrive in the morning and return from breaks on time.

Welcome to the 'C54x Workshop





Whenever a document is printed on paper it seems it is immediatley out if date. Refer to TI's web resources for the very latest information.

Introduction

This chapter will provide an introduction to the TMS320C54x (or " 'C54x "). We'll start by building a device to solve our most important task; high speed multiply – accumulates. Next we'll zoom in on a feature that greatly enhances our speed; the pipeline. Then we'll look closely at the 'C5409, which we've selected as the processor for this class. We selected the 'C5409 since it contains most of the features found on just about any 'C54x (except multi-core parts). Finally we'll get a chance to browse the documentation files on the computers. Let's face it, knowing where to find answers is half the battle.

Learning Objectives



Module Topics

Architectural Overview	
Module Topics	
Creating a Solution	
^c C54x Block Diagram	
The Pipeline	
C5409 Memory Maps	
Review	
LAB 1 – Exploring the Documents	
Solutions	
Some Additional Information	

Creating a Solution



The code you see at the bottom of the slide is a preview if things to come. We'll be dealing with the assembly language code in depth later. For the present let's focus on the architecture.

The multiply-accumulate (MAC) is the basis for DSP. Since just about any physical system can be modeled using a Taylor series, being able to multiply two numbers together and add them to a previous result can be very powerful. The MAC becomes even more powerful if you can do them quickly, say, every 8.3 nS.

Alternately, other operations require an Arithmetic Logic Unit, capable of performing adds, subtracts and Boolean instructions.

You C-programmers may find the assembly language code on the lower left pretty readable ...

'C54x Block Diagram



If you've got a powerful math engine, your next problem is keeping it fed with data. Separate Program and Data Spaces guarantee access to these areas without conflict. Dual data read busses and a data write bus mean we can access two operands simultaneously and still be able to write a result. Addresses for these operations are generated in a variety of ways. Instructions are fetched using the program bus and are fed to the decoder.



The obligatory block diagram. Your instructor will point out the aspects of this drawing that we've already seen. We'll cover all of its parts in detail during the workshop. You can find a better print of this diagram in the appendix of this workbook.

The Pipeline



The most important thing to understand about the pipeline is that 6 instructions are being worked on simultaneously. This means any given instruction takes at least 6 cycles to reach the execute phase, yet we can "retire" an instruction every cycle. While this allows us a great speed advantage, it has certain implications on operation that we'll deal with in detail later.



Note how every part of the device operates during every cycle, with little or no overlap of resource utilization. Since writing is a relatively rare event in DSP algorithms it is not allocated its own pipeline stage.



As mentioned earlier, pipelining has implications and the boss won't be happy that we turned a 160 Mhz screamer into a 80 Mhz slug.



Locating either Program or Data internally will prevent the access problem shown here. Of course, this doesn't take into account delays incurred if your memory is slower than 0 wait-state.



Just how much memory you have available depends on the device you're using. Some devices have no Single-Access RAM and some have no ROM. The number of blocks and the size of each block is also dependent on the device you've selected.

'C5409 Memory Maps



The OVLY bit maps a portion of data space into program space so that you can load and run a program from data space. While the OVLY bit is set you can also access this area as data.

The DROM bit operates similarly, but it maps a portion of program space into data space. This way, non-volatile tables contained in the on-chip ROM can be accessed as data. While DROM is set you can still access this area as program.

The exact size of these areas depends on the device selected.



The state of the MP/MC- bit determines whether program memory is located externally or uses the internal ROM (should any exist). All internal ROM is full speed (zero wait state).

We'll look at the rest of program space later. For the present, page 0 has the most interesting features.



The OVLY = 0 option allows you access to the entire 8M of Program memory. The OVLY = 1 option gives you fast (not FAR) access to common routines and assembly language programs.



Internal dual access RAM is full speed (zero wait state). You can access any block twice per clock cycle. Locations 00 - 60h contain out Memory Mapped Registers while 60h - 80h contains our Scratch Pad RAM.



All of these "peripherals" are included with the C5409. There is some sharing of signals and pins.

Review



Answers to reviews, exercises and labs are always located at the end of each module.



Visit any of the online bookstores for a more comprehensive list of DSP primers. These are just a few that we've encountered.

LAB 1 – Exploring the Documents



Probably the most important thing you can learn in this workshop is WHERE to find the answers to your question. With so many databooks and resources the process can be a bit daunting.



This symbol is the "TI-bug". In each module you'll find additional resources "after the TI-bug". If you have specific questions on anything you see, ask your instructor to present or explain the material.

Solutions

'C54x Review - Solutions	
◆ Name the buses on the 'C54x	
PA,PD CA,CD DA,DD EA,ED	
How large are the accumulators?	
40 bits	
How many adders are on the part?	
2, one in the MAC and the other in the ALU	
Where are the Memory Mapped Registers located?	
From 0x00 to 0x60 in Data Memory	
Where is the Reset Vector located?	
0xFF80 in Program Memory	
٥)SP54.1 - 17

Some Additional Information...

For your reference we've included this list. New devices are being added all the time so this list may be out of date.

	SARAM	DARAM	ROM	Prog. Space	Core Ver.	CVdd	DVdd	Max. Speed
C541		5K	28K	64K	1.0	5V	5V	25nS
C542		10K	2K	64K				
LC541		5K	28K	64K				
LC542		10K	2K	64K				
LC543		10K	2K	64K	1.0	3.3V	3.3V	20nS
LC545		6K	48K	64K				
LC546		6K	48K	64K				
LC541A		5K	28K	64K	2.0	3.3V	3.3V	20nS
LC541B		5K	28K	64K				
LC545A		6K	48K	64K	2.5	3.3V	3.3V	15nS
LC546A		6K	48K	64K				
LC548	24K	8K	2K	8M	2.5	3.3V	3.3V	15nS
LC549	24K	8K	16K	8M	2.5	3.3V	3.3V	12.5nS
VC549	24K	8K	16K	8M	2.5	2.5V	3.3V	8.3nS
VC5402		16K	4K	1M	2.5	1.8V	3.3V	
VC5409		32K	16K	8M		1.8V	3.3V	10nS
VC5410	56K	8K	16K	8M	2.5	2.5V	3.3V	8.3nS
VC5420*	168K	32K		256K	2.5	1.8V	3.3V	10nS

Newest of the New								
	SARAM	DARAM	ROM	Prog. Space	Core Ver.	CVdd	DVdd	Max. Speed
VC5416	128K	?	?	8M	2.5	1.8V	3.3V	6.25nS
VC5421*	2x32K	2x32K +128K	2x2K	256K	2.5	1.8V	3.3V	10nS
VC5402		16K	4K	1M	2.5	1.2V	3.3V	33nS
* dual cor	e							DSP54.1 - 22

	SSP	TDM	BSP	McBSP	DMA	HPI	Timers	PLL	GPIO
C541	2						1	H/W	
C542		1	1			8 bit	1	H/W	
LC541	2						1	H/W	
LC542		1	1			8 bit	1	H/W	
LC543		1	1				1	H/W	
LC545	1		1			8 bit	1	H/W	
LC546	1		1			8 bit	1	H/W	
LC541A	2						1	H/W	
LC541B	2						1	S/W	
LC545A	1		1			8 bit	1	S/W	
LC546A	1		1				1	S/W	
LC548		1	2			8 bit	1	S/W	
LC549		1	2			8 bit	1	S/W	
VC549		1	2			8 bit	1	S/W	
VC5402				2	yes		2	S/W	20*
VC5409				3	yes	8 bit+	1	S/W	26*
VC5410				3	yes	8 bit+	1	S/W	21*
VC5420				6	yes	16 bit	2	S/W	8/42*

Introduction

The software development environment for TI-DSPs is similar to most microprocessors. It is expected that the user will wish to develop multiple files in parallel, assemble and test them for syntax errors, then create a single executable file by linking the elements together. For the present, we're going to be programming in assembly. If you've only programmed in C, you'll miss things like dynamic memory allocation, but you'll appreciate the performance increase you get by coding in assembly.

Learning Objectives



Module Topics

Software Development Tools	
Module Topics	
Modular Software Development	
Setting Up Hardware	
The Linker Command File	
Vectors.ASM	
Assembly Directives and Data Types	
Software Development Tool Suite	
LAB2 – Software Development LABx-A vs. LABx-B	
Objective	
Check Code Composer Studio Setup	
Create a New Project Edit LAB2A.ASM	
Assemble LAB2A.ASM Create VECTORS.ASM	
Assemble VECTORS.ASM	
Edit LAB2A.CMD	
Simulate LAB2A	
LAB2-B Procedure	
Solutions	

Modular Software Development



Using a modular development environment allows the user(s) to work on multiple files simultaneously and combine these efforts into a single executable as a final step. To do this, the programmer needs to understand and use "sections" that will allow the linker to correctly map your program elements.



Setting Up Hardware



Remember that Program and Data are in separate "spaces" in a Harvard architecture machine like the 'C54x.



Most, if not all code will contain these basic elements: Initialized Program memory for code, Initialized Data memory for constants and Uninitialized Data memory for your variables.

The Linker Command File

Linker Comman	d File
<pre>main.obj /* input files */ -o main.out /* output files */ -m main.map</pre>	 File I/O input files output files linker options
MEMORY {PAGE 1: /* Data Memory */ RAM: org = 00060h, len = 0020h DROM: org = 08000h, len = 0400h PAGE 0: /* Program Memory */	 Hardware memory map program / data name, addr, len
ROM: org = 0F000h, len = 0F80h } SECTIONS	 Map s/w to h/w sections code and data
<pre>{vars :> RAM PAGE 1 table :> DROM PAGE 1 code :> ROM PAGE 0 }</pre>	8000h 16 a 60h x 4 62h y0

The linker command file is the heart of the development environment. It must understand where your files are and what outputs you wish to generate, what your memory map looks like and where to place your sections within this map. While future tools may eliminate the need to write this file by hand, it will remain important to understand this files construction.



The 'C54x interrupt vectors are "soft". That is, the Program Counter (PC) is directed to 0FF80h and the processor begins "running" code at the indicated location. This is different from a "hard" vector, where only the address to be loaded in the PC is resident. While this a slightly slower than the "hard" vector, it is more flexible.

Vectors.ASM

Linking in Vectors.ASM						
<pre>main.obj /* input files */ vectors.obj -o main.out /* output files */ -m main.map MEMORY {PAGE 1: RAM: org = 00060h, len = 0020h DROM: org = 08000h, len = 0400h PAGE 0: ROM: org = 0F000h, len = 0F80h rome </pre>	 Memory spaces cannot overlap Sections link in the same order as .obj files are listed Don't forget to assemble ALL input files 					
<pre>VECS: org = OFF80h, len = 0080h } SECTIONS {vars :> RAM PAGE 1 table :> DROM PAGE 1 code :> ROM PAGE 0 vectors :> VECS PAGE 0 }</pre>	DSP542-9					

The linker command file will need to be instructed exactly where to place the vectors file. This a critically important since we want "B START" to land precisely at 0FF80h.

Asse	mbly Directives	and Data	Types
Bas	sic Directives	Data	n Types
.sect	create <u>initialized</u> named section for code or data	10 0Ah, 0xA	Decimal (default) Hex
.usect	create <u>uninitialized</u> named section for data	1010b, 1010B	Binary
.byte	8-bit constant word-aligned		
.int (.word)	16-bit constant		
.long	32-bit constant		
.ref/.def	used for symbol references		
.global	.ref and .def combined		
.set/.equ	equate a value with a symbol*		
.asg	assign an assembly constant* Will display	* takes no	memory space
	in debugger		DSP54.2 - 10

You may wish to recreate batch files like these on your own PC.

Assembly Directives and Data Types

Asse	mbly Directives	and Data	Types
Bas	sic Directives	Data	a Types
.sect	create <u>initialized</u> named section for code or data	10 0Ah, 0xA	Decimal (default) Hex
.usect	create <u>uninitialized</u> named section for data	1010b, 1010B	Binary
.byte	8-bit constant word-aligned		
.int (.word)	16-bit constant		
.long	32-bit constant		
.ref/.def	used for symbol references		
.global	.ref and .def combined		
.set/.equ	equate a value with a symbol*		
.asg	assign an assembly constant*. Will display in debugger	* takes no	memory space
			DSP54.2 - 10

There are more directives and types than can be listed here. Refer to the Assembly Language Tools User Guide for more information.

Software Development Tool Suite



TI has developed an open toolset. Users or 3rd party developers can write code that can be "plugged into" the Code Composer Studio (CCS) tool suite. In addition, on-chip elements like BIOS and RTA interface directly through the JTAG port to CCS.



You get BIOS and it's source code free on newer C54 devices.



Before this tool, determining whether or not your system met real-time goals was a hit or miss proposition. With RTA you can see it directly.



RTDX speeds the usual JTAG port by transmitting a subset of the normal information.

LAB2 – Software Development

LABx-A vs. LABx-B

Each lab contains two labs: part A and part B. Part A will test the basic skills learned in the module. It is important that you spend as much time as necessary to complete part A. If you finish part A and would like to continue challenging yourself and exploring more details, move right on to part B. Part B of every lab contains much more information than you can actually complete in the allotted time. However, any time spent on part B will enhance your understanding of the processor.

Objective

The objective of this lab is twofold: (1) edit the given link.cmd file based on the system diagram; (2) add the proper assembler directives to the given file (LAB2A.ASM) to allocate sections for code, constants and variables.



LAB2-A Procedure

For you people suffering from hexaphobia, here's some help:

1K0400h4K1000h8K2000h16K4000h32K8000h48KC000h64K10000h

Check Code Composer Studio Setup

- Before we get started, let's make sure Code Composer Studio (CCS) is setup to run on the C54x simulator. Double click on the CCS Setup icon on the desktop. When the "Import Configuration" window appears click the Clear System Configuration button. When prompted if you are sure click Yes the close the "Import Configuration" window.
- 2. The middle pane displays the available platforms that can be installed. Double click on the C54xx Simulator to install it.
- 3. A window displaying Board Properties will appear. Click Next. In the next window select sim549.cfg as the simulator config file (click the ••• button). The C5409 is currently not a selection, but the C549 has the same memory map.
- 4. Click Finish and close the CCS Setup window. When prompted to save changes to the system configuration click Yes.

Create a New Project

- 1. Double click on the CCS icon on the desktop. Maximize CCS to fill your screen. The menu bar (at the top) lists File ... Help. Note the horizontal tool bar below the menu bar and the vertical tool bar on the left-hand side. The window on the left is the project window and the large right hand window is your workspace.
- 2. A *project* is all the files you'll need to develop an executable output file (.OUT) which can be run on the simulator or target hardware. Let's create a new project for this lab. On the menu bar click:

Project \rightarrow New

and make sure the "SAVE IN" location is: C:\DSP54\LABS and type LAB2A in the file name window. This will create a *make* file which will invoke all the necessary tools (assembler, linker, compiler) to build your project.

3. Let's add the assembly file to the new project. Click:

```
Project \rightarrow Add Files to Project
```

and make sure you're looking in C:\DSP54\LABS. Change the "files of type" to view assembly files (.ASM) and select LAB2A.ASM and click OPEN. This will add the file LAB2A.ASM to your newly created project.

- 4. Add LAB2A. CMD to the project using the same procedure.
- 5. In the project window on the left click the plus sign (+) to the left of Project. Now, click on the plus sign next to LAB2A.MAK. Notice that the LAB2A.CMD file is listed. Click on Source to see the current source file list (i.e. LAB2A.ASM).

Edit LAB2A.ASM

- 6. To open and edit LAB2A.ASM, double click on the file in the project window. The code you see in this file is not related to the setup you will create in the following steps. This code is simply a place holder for future labs and doesn't do much.
- 7. Create uninitialized sections for *a* called *coeffs* and *y* called *result*. Refer to the system diagram for the sizes. Remember the format is:

```
label: .usect "section_name",size
```

8. LAB2A. ASM already contains the values that need to be allocated in *table[8]*. 16 values are given, but 8 of them are commented out. The 2nd set of 8 values will be used in future labs. Define an initialized data section called *init* for the values and place a label (*table*) next to the first 4. *Table[8]* should contain the following values:

7FCh, 7FDh, 7FEh, 7FFh, 800h, 801h, 802h, 803h

9. Create an initialized program section for code. Add a label definition for the beginning label of the code (*start*). Save your changes by clicking the disk on the horizontal tool bar "Save".

Assemble LAB2A.ASM

10. Assemble LAB2A. ASM by clicking on the top button on the vertical toolbar. When your mouse hovers over this button, you will see the words Compile File and check for errors before moving on to the next step. If you get an assembly error, scroll the Build window at the bottom of your screen until you can see the error and simply double-click the error shown in red. Your cursor should now be positioned at the start of the line with the error in your assembly file. Save any changes you made before going on.

Create VECTORS.ASM

- 11. Create a new file by clicking on the left most button on the horizontal toolbar "New".
- 12. Add an initialized code section named "vectors" that contains: rsv: B start Make sure that both labels (*start* and *rsv*) are visible to the linker. Save your file by clicking on the Save button on the horizontal toolbar. When prompted, save your file and name it "vectors" as type "Assembly Source File" in the C:\DSP54\LABS directory.
- 13. FYI: a complete 'C54xx instruction summary is available by clicking:

```
Help \rightarrow DSP Instructions
```

on the menu bar. If you need help with a specific instruction you've already typed, highlight the instruction with your mouse and hit <Fl>. Try it now. The workbook appendix also contains a complete list of instructions for the 'C54xx. Feel free to use either reference in this and future labs.

Assemble VECTORS.ASM

- 14. Assemble VECTORS.ASM by clicking on the compile button as you did before to assemble LAB2A.ASM. Check for errors before moving on. Save your work.
- 15. Add VECTORS.ASM to the project using the procedure shown earlier.

Edit LAB2A.CMD

- 16. To open and edit LAB2A. CMD, double click on the filename in the project window.
- 17. Setup the file I/O and any options necessary to create map and output files. Don't forget to link in the vectors file (vectors.obj). Add an option: -e rsv to define an entry point for the simulator.

NOTE: You can delete the entire file I/O section of your linker command file and perform the same functions in CCS under Project, Options, Linker. All files added to the project will be linked. Try linking your project using the CCS options and use the method you prefer.

- 18. Edit the Memory { } declaration by describing the given system diagram's memory map.
- 19. Place the sections defined in LAB2A. ASM and VECTORS. ASM into the appropriate memories via the Sections { } area. Save your work.

Link LAB2A

20. Setup the linker options by clicking:

Project \rightarrow Options

on the menu bar. In the middle of the screen select "No Autoinitialization", then OK. We will cover the other options shown during the module on compiling C code. To open up more work space, close any open files that you may have.

21. FYI: CCS can automatically load the output file into the simulator after a successful build. On the menu bar click:

Option \rightarrow Program Load

and select: "Load program after build", then click OK.

22. The top four buttons on the vertical toolbar control code generation. Hover your mouse over each button as you read the following descriptions:

Button	Name	Description
1	Compile File	Compile, assemble the current open file
2	Incremental Build	Compile, assemble only changed files, then link
3	Rebuild All	Compile, assemble all files, then link
4	Stop Build	Stop code generation

23. Before we build and load the program we need to initialize the simulator. We have included a GEL file to do this for you. GEL files allow the user to automate repetitive procedures. On the menu bar click:

```
GEL \rightarrow C54x \rightarrow C549_Init
```

You should initialize the simulator every time before you build/load a program.

- 24. Click the "Rebuild All" button and watch the tools run in the build window. Debug as necessary. Right-click on the build window and Hide the build window.
- 25. Open and inspect LAB2A.MAP. This file will show you the results of the link process. Close the file when you are done.
- 26. If code generation is successful, a window displaying the VECTORS . ASM source file with and a yellow highlight on "B start" should appear. This indicates that you are now ready to simulate.

Simulate LAB2A

- 27. FYI: Should you experience a problem with CCS, quit, then restart, reload your project and program.
- 28. As you can probably tell, the windows in the simulator can be moved around and resized. Typically, the default window arrangement is not a desirable one. To customize your display, move the windows around where you want them. You also may want to right click on each window and select: Float in Main Window. This will allow each window to be visible when it is active.
- 29. Right click on the project window and select: Hide
- 30. You'll probably want to see the CPU registers. On the menu bar click:

```
View \rightarrow CPU Registers \rightarrow CPU Registers
```

- 31. Right click in the CPU Registers window and deselect "Allow Docking". You can now move and resize the window as you like. Close the CPU Register window. Locate the "Register Window" button on the vertical toolbar, then click it to see if it appears.
- 32. If you're familiar with the Command Window used by previous TI simulators, you can add one by clicking:

Tools \rightarrow Command Window

on the menu bar. Resize and dock or undock to your liking.

- 33. If you prefer to see the disassembly window, find and click the "View Disassembly" button (at the bottom of the vertical toolbar) or click: View → Dis-Assembly on the menu bar.
- 34. You can save your workspace by clicking:

File \rightarrow Workspace \rightarrow Save Workspace

and selecting a name. Make sure you save it in C:\DSP54\LABS. DO NOT save your new workspace as the "default". When you restart CCS, you can reload "your" workspace by clicking:

File \rightarrow Workspace \rightarrow Load Workspace

and select your filename.

You may want to save a "generic" workspace rather than one that opens up a project. Make sure that you close the project before you save this workspace.

- 35. You can edit the contents of any CPU register by double-clicking on it. Try this with AR7 now. Try typing in both hex and decimal numbers. Note that CCS will convert decimal to hex for you.
- 36. Hit the <F8> key or click the single step button on the vertical toolbar repeatedly and singlestep through the program, watching the values in the accumulators change. Notice the other step buttons as well: Step Over (a function call) and Step Out (of a function or subroutine).
- 37. At the command line, type:

Step 20↓

and watch the simulator actions. You should see the screen update to reflect the results of each individual "step".

- 38. Type: Run → or F5 or click the Run button on the vertical toolbar. Notice the words "DSP Running" in the bottom left-hand corner of your screen. If something isn't working properly or the simulator seems like it is stuck, always check this location first to see the status of the simulator.
- 39. Hit Shift-F5 or the Halt button on the vertical toolbar to stop the simulator. Notice the words "DSP Halted".
- 40. Type: Run 20 ↓

This will not update the display until the specified time is complete.

41. Type: Reset \dashv or click Debug \rightarrow Reset DSP from the menu bar.

Notice that reset takes you back to the reset vector located at 0FF80h. Restart, on the other hand, will return you to the entry label you set up by using the -e option in the linker command file. Edit your linker command file to set -e to *start* and rebuild the project. Notice that when your program loaded, the simulation begins at the *start* label. Now type reset on the command line and watch the simulation return back to the reset vector location.

42. Now type: go LOOP →

Note that labels are case sensitive.

43. Try: go loop↓

and see if that helps.

44. On the menu bar click:

View \rightarrow Memory

or click the View Memory button on the vertical toolbar. Type "table" into the address to display the contents of the memory starting at label *table*. Do the same for label "a". You can display as many independent windows as you require. Do you see your initial values in the memory window displaying "table"?

Note that by double-clicking on any location you can edit the contents of the memory location.

- 45. The numbers in "table" are actually signed fractions with values of about 1/16th. In the memory window, displaying "table", right-click and select Properties. Select a Q value of 15 and "16-bit signed int" format. In later modules you'll see what Q values represent.
- 46. We can set a watch on a variable. Type: wa *y ↓ in the command window or click the "Watch Window" button on the vertical toolbar or select View → Watch Window from the menu bar. Right click in the watch window and select "Insert New Expression" and type: *y. This will display the contents (*) of the location y.

If a watch fails to display, the variable may be unavailable to the debugger. Make sure you used the -s switch when assembling, or, declare y as global using .def or .global. Either method will ensure that the debugger recognizes the name.

Note that you can have up to 4 watch windows open where you can group your watches.

- 47. Type: wd *y → to remove the watch or right-click on *y and select "Remove Current Expression".
- 48. From the menu bar click:

Profiler \rightarrow View Clock

to watch the system clock. Click:

Profiler \rightarrow Enable Clock

to allow the clock to run. Double-click on Clock in the Profile Clock window to zero it. Step through your code and watch the display accumulate the cycle count.

Graph Memory Contents

49. Located in the C:\DSP54\LABS directory is a file called IN6.DAT. It contains initialized values for a sine wave created by adding low and high frequency sine waves together. You can open the file and view its contents if you like. This data will be the input to the filter we will design in future labs, so we need to add it to our assembly source file.
50. You should be able to see the LAB2A. ASM source file on the screen. Add an initialized section called "indata" with a label pointing to its first location called "x". After this line type:

.copy in6.dat

- 51. Now add the indata section to the DARAM data memory in LAB2A.CMD.
- 52. Save your changes and rebuild the project.
- 53. Click on the View memory button on the vertical toolbar and type "x" in the address field. You should see lots of data displayed, but it sure would be nice to see this as a graph.
- 54. Select:

View \rightarrow Graph

on the menu bar and pick "Time/Frequency". Change the following fields to reflect the information shown below:

Graph Title:	Input Data
Start Address:	x
Acquisition Buffer Size:	200
Display Data Size:	200
DSP Data Type:	16-bit signed integer
Q type:	15

Click OK to see your graph. Resize it to your liking.

- 55. We might also want to see the plot as a frequency display. Right-click on the graph, select Properties, and change the Display Type field to "FFT Magnitude". Then click OK to view the plot.
- 56. If you're finished with part A of this lab and you have some more time, move on to part B on the next page.

LAB2-B Procedure

Further details about each of the following commands are in the C Source Debugger User's Guide. You might try locating this .pdf file on your PC and look through it. You can obtain the answers to any of these questions by looking in the on-line help guide or asking your instructor.

- 1. The simulator supports connecting a file to any address to allow file i/o. Look up how in the CCS help file and familiarize yourself with them.
- 2. Create a custom command string using the ALIAS command. Alias can be used to rename any command (to avoid lots of typing) or to combine several commands into one user-defined name. For example, type:

alias r, restart \dashv

Look up the ALIAS command in the debugger guide and read more about it.

3. Use the FILL command to initialize a block of memory. Look on the menu bar under Edit ... memory .. fill.

LAB Debrief

- 1. What was the most difficult aspect of using the linker?
- 2. What kind of syntax errors did you get when you assembled your code?
- 3. When using the simulator, were you able to view the contents at address *table* and *a*?
- 4. What did you learn?
- 5. Did the lab procedure provide <u>CLEAR</u> directions?
- 6. Did anyone get to part B of the lab?

DSP54.2 - 16



Solutions

; alloca	te labe	l definition here
	.ucr b	
; alloca	te unin	itialized data sections here
a	.usect	"coeffs",8
Y	.usect	"result",1
; alloca	te init	ialized data sections here
; only t	he firs	t 8 values are used in Labs 2a and 3
	.sect	"init"
table	.int 7	FCh, 7FDh, 7FEh, 7FFh
	.int 8	00h,801h,802h,803h
;	.int 8	03h,802h,801h,800h
;	.int 7	FFH,7FEH,7FDH,7FCH
	.sect	"indata"
ĸ	.copy	"in6.dat"
; alloca	te code	section here
	.sect	"code"
start:	LD	#0,A
	LD	#0,B
loop:	ADD	#1,A
	ADD	A,B
	ADD	#1.B
	ADD	B.A.
	в	loop

_	LAB2A.CMD - Solution	
	<pre>/* file I/O and options */ vectors.obj lab2a.obj -m lab2a.map -o lab2a.out -e start</pre>	
	MEMORY { PAGE 1: /* Data memory */ SPRAM: org = 00060h, len = 00020h DARAM: org = 00080h, len = 00400h DROM: org = 00C00h, len = 00400h	
	PAGE 0: /* Program memory */ EPROM: org = 0F000h, len = 00F80h VECS: org = 0FF80h, len = 00080h }	
	SECTIONS { coeffs :> SPRAM PAGE 1 result :> DARAM PAGE 1 init :> DROM PAGE 1 indata :> DARAM PAGE 1 code :> EPROM PAGE 0 vectors :> VECS PAGE 0	
	} DSP:	54.2 - 19

Introduction

In a machine that can perform as many as 160 million multiply-accumulates per second, getting data to and from the computational units is of critical importance. Different tasks access data differently, so the 'C54x incorporates addressing modes to perform those tasks at the fastest possible speed.

Learning Objectives



Module Topics

Addressing Modes	
Module Topics	
The Need For Addresses	
A Review	
Generating Data Addresses	
Indirect Addressing	
MMR Addressing	
Direct Addressing	
Immediate Addressing	
Direct Addressing A How-To	
Absolute Addressing	
What have we missed? MMR Issues A List of Indirect Addressing Options Direct Addressing Issues Some Definitions	3-12 3-12 3-13 3-14 3-14
Review	
Exercise	
LAB3 – Addressing	
Objective	
LAB3-A Procedure Copy Files, Create Make File Copy table[8] to a[8] – Write/Debug Add the values, Store result to y – Write/Debug Profile Your Code	3-18 3-18 3-18 3-18 3-19 3-20
LAB3-B Procedure	
Solutions	

The Need For Addresses



We've already done this, so this should be merely a review of the techniques covered in module 2.

A Review





Generating Data Addresses

Generating Data Addresses		
The 'C54x uses 5 basic data addressing modes:		
Indirect	Uses 16-bit registers as pointers	
Direct	Random access from a specified base address	
Absolute	Specify entire 16-bit address	
Immediate	Instruction contains the data operand	
MMR	Access memory mapped registers	
	DSP5	

Generating Data addresses is what the programmer will be doing most. How can it be done at the fastest possible speed?

Indirect Addressing

Indirect A	ddressing - *
<pre>;main.asm .sect "init" tbl .int 1,2,3 x .usect "vars",3 y .usect "result",1 .sect "code"</pre>	 First, let's copy the values from DROM to RAM (via A): Indirect Addressing allows sequential access to arrays 8 address registers (AR0-7) can be used as 16-bit pointers to data
start:	♦ ARs can be optionally modified
LD *AR1+,A STL A,*AR2+ ;	System Diagram
How do we initialize the ARs?	DROM tbl[3] ROM code ROM tbl CPU y
	DSP54.3 - 7

Indirect addressing is typically used for addressing arrays of information where stepping up or down through the data is necessary. We'll cover the modifications a little later.

MMR Addressing



MMRs contain the information needed to control the 'C54x functions and you'll need to program them periodically. MMR addressing gives you a method to easily access those registers. Additionally, since writing to control registers can incur latencies, instructions like STM operate early and avoid most pipeline problems.

Direct Addressing



If you need to randomly access some variables, indirect addressing would be a poor choice since you'd need to reprogram the AR before each access. Direct addressing allows us random access into a "page" of memory. Why doesn't direct addressing access the entire data space? Because instructions in the 'C54x are only 16 bits long. If you specify the entire data address it alone will require 16 bits, forcing the instruction to take 2 cycles. In order to meet the single cycle access need, designers broke up data memory into 512 128 word memory "pages".

Immediate Addressing

Immed	liate Ac	ldressing - #
;main.asm		LD #x,DP
.sect "init" tbl .int 1,2,3 x .usect "vars" y .usect "resul	,3 t",1	This instruction loads the upper 9 bits of address x into DP (located in ST0) in a single cycle.
.sect "code"	•	Short immediate instructions
<pre>start: STM #tbl,AR1 STM #x,AR2</pre>		LD #k5, ASM
LD *AR1+,A STL A,*AR2+	;	LD #k8, dst ;A or B LD #k9, DP
LD #x,DP		RPT #k8
LD @x+1,A ADD @x,A ADD @x+2,A	•	All other immediate constants are
Now, let's see how	the C54x ca	alculates direct addresses

An instruction using Immediate Addressing transfers the information from program to data space.

Direct Addressing ... A How-To



Confused? It seems everyone gets confused the first time (or 3^{rd} or 4^{th}) that they encounter direct addressing. We'll be doing more exercises using the mode so don't worry if it is not 100% clear right now.

Absolute Addressing

:main.a	asm		
tbl x y start:	.sec .int .use .use .sec STM STM LD STL LD LD ADD ADD STL	<pre>t "init" 1,2,3 ct "vars",3 ct "result",1 t "code" #tbl,AR1 #x,AR2 *AR1+,A A,*AR2+ ; #x,DP @x+1,A @x,A @x+2,A A,*(y)</pre>	 Guarantees access to <i>any</i> location in the memory map by supplying the entire 16-bit address Uses the indirect hardware to generate the address, hence the * Always MINIMUM of 2 words, 2 cycle What other issues exist concerning the basic addressing modes?

Gee, this looks like what direct addressing would look like if we didn't need a DP. But notice the performance penalty.

The form of the instruction seems to denote indirect addressing and indeed, absolute addressing using the indirect hardware to generate its addresses.

What have we missed?

		Addres	ssing Issues
;main. tbl x y	asm .sec .int .use .use .sec	t "init" 1,2,3 ct "vars",3 ct "result",1 t "code"	 What issues exist regarding memory-mapped addressing? What other update modes exist for address registers (AR0-7)? How do you ensure that a group
start:	STM STM LD LD LD ADD ADD STL	<pre>#tbl,AR1 #x,AR2 *AR1+,A A,*AR2+ ; #x,DP @x+1,A @x,A @x+2,A A,*(y)</pre>	 How do you ensure that a group of variables reside on the same data page? What goofy abbreviations will you see in the user's guide?
			DSP54.3 - 20

MMR Issues



MMR addressing allows access to the MMRS regardless of the page or mode, which is very handy. You'll have to remember that these are the only MMR specific instructions. If you use an MMR name as an address in any other instruction (say a direct address) you may need to set the DP to 0.

Name	Addr. (Hex)	Description	Name	Addr. (Hex)	Description
IMR	0000	Interrupt Mask Register	AR0	0010	Address Register 0
IFR	0001	Interrupt Flag Register	AR1	0011	Address Register 1
	2 - 5	Reserved	AR2	0012	Address Register 2
ST0	0006	Status 0 Register	AR3	0013	Address Register 3
ST1	0007	Status 1 Register	AR4	0014	Address Register 4
AL	0008	A accumulator low (A[15:00])	AR5	0015	Address Register 5
AH	0009	A accumulator high (A[31:16])	AR6	0016	Address Register 6
AG	000A	A accumulator guard (A[39:32])	AR7	0017	Address Register 7
BL	000B	B accumulator low (B[15:00])	SP	0018	Stack Pointer Register
вн	000C	B accumulator high (B[31:16])	вк	0019	Circular Size Register
BG	000D	B accumulator guard (B[39:32])	BRC	001A	Block Repeat Counter
Т	000E	Temporary Register	RSA	001B	Block Repeat Start Address
TRN	000F	Transition Register	REA	001C	Block Repeat End Address
			PMST	001D	PMST Register
				01E-01F	Reserved

These are core MMRs only. Peripheral MMRs will be covered in the peripheral module.

A List of Indirect Addressing Options

Option	Syntax	Action	Affected by:
No Modification	*ARn	no modification to ARn	
Increment / Decrement	*ARn+ *ARn-	post increment by 1 post decrement by 1	
Indexed	*ARn+0 *ARn-0	post increment by AR0 post decrement by AR0	AR0
Circular	*ARn+% *ARn-%	post increment by 1 - circular	ВК
	*ARn+0% *ARn-0%	post increment by AR0 - circular post decrement by AR0 - circular	BK, AR0
Bit-Reversed	*ARn+0B *ARn-0B	post inc. ARn by AR0 with reverse carry post dec. ARn by AR0 with reverse carry	AR0 (=FFT size/2)
Pre-modify	*ARn (lk) *+ARn (lk)) *(ARn+LK), ARn unchanged k) *(ARn+LK), ARn changed	
	*+ARn (lk)% *+ARn	*(ARn+LK), ARn changed - circular pre-increment by 1, during write only	BK
Absolute	*(lk)	16-bit lk is used as an absolute address See Absolute Addressing	

Other than pre-modify and absolute, these modifications incur no time penalty. The pointer updates occur as you direct within the address generation hardware.

Direct Addressing Issues



Using direct addressing effectively involves good management of variable placement. The hardware has no method to determine that your data access was from the correct or incorrect page.

Some Definitions

Term	What it means
Smem	16-bit single data memory operand
Xmem	16-bit dual data memory operand used in dual-operand instructions and some single-operand instructions. Read through D bus.
Ymem	16-bit dual data-memory operand used in dual-operand instructions. Read through C bus.
lk	16-bit long constant
dmad	16-bit immediate data memory address (0 - 65,535)
pmad	16-bit immediate program memory address (0 - 65,535) This includes extended program memory devices
src	Source accumulator (A or B)
dst	Destination accumulator (A or B)
PA	16-bit port (I/O) immediate address (0 - 65,535)

There are always hard to understand acronyms and these are a few of the most used.

Review

	Review Questions						
For th	For the following instructions, what do you need to setup?						
LD	@var1,A		LD #var1,DP				
LD	*AR1,B ;var2		STM #var2,AR1				
STL	B,*(var3)		nothing				
LD	#OFFh, A		nothing				
STLM	B,ST1		.mmregs				
			DSP54.3 - 2	12			

Exercise



In everyday coding you would probably not be using "hard" addresses to load registers but would rather be using symbols. In this exercise we are using hard addresses so we can emphasize addressing modes rather than the use of symbols.

LAB3 – Addressing

Objective

The objective of this lab is to write code to perform a copy of the initialized table from DROM to RAM, add the values stored in the RAM table, and then store the result to y.



LAB3-A Procedure

Copy Files, Create Make File

- Using CCS, open LAB2A.CMD in C:\DSP54\LABS and save it as C:\DSP54\LABS\LAB3A.CMD. Modify as necessary (especially the file i/o). Save your work.
- 2. Open LAB2A. ASM and save it as LAB3A. ASM.
- 3. Create a new project called LAB3A.MAK and add LAB3.ASM, VECTORS.ASM and LAB3A.CMD to it. Check your file-list to make sure all the files are there.

Copy table[8] to a[8] – Write/Debug

- 4. Edit LAB3A. ASM and write code to copy *table[8]* to *a[8]* using <u>indirect</u> addressing. Begin your copy code by writing the actual copy routine, then setup the necessary pointers. This is the "Oreo cookie" approach of coding. First, write the kernel (whatever task you're performing). Then, work on the setup code (like initializing pointers or registers). Then assemble, link and simulate the small kernel to ensure it is working properly before adding other tasks to your code. The worst coding technique is to "write it all", then simulate it all. Gee, if you have an error, you have a zillion places to look. With the "Oreo cookie" method, you'll know exactly where to look.
- 5. To perform the copy, use a load/store method via the accumulator. Which part of an accumulator (low or high) should be used? Use the following when writing your copy routine:
 - use AR1 to hold the address of a
 - use AR2 to hold the address of table
 - setup the appropriate indirect addressing registers
- 6. Save your work. Build and simulate LAB3A. You might want to use your workspace from LAB2A. You may need to reload your project, remove the LAB2A. ASM source window and add the lab3a.asm source window. You may want to re-save the workspace with a "generic" layout without the source file open. Look under File → Recent Workspaces on the menu bar to select your saved workspace quickly.
- 7. Single-step your copy routine. While single-stepping, it is helpful to see the values located in *table[8]* and *a[8]* at the same time. You can have as many as four memory windows open at the same time. Open two memory windows by using the "View Memory" button on the vertical toolbar and using the address labels *table* and *a*. Setting the properties filed to "Hex TI sytle" will give you more viewable data in the window.

Note:ARs are read/modified early in the pipeline. Therefore, the addresses contained in the register(s) will appear to change early, most often appearing to be two cycles ahead.

First, does *table* contain the proper values? Are the addresses for *table* and *a* what you expected? Single-step your copy routine. Do the values show up in *a*? If not, debug your assembly routine and re-simulate. Get the copy routine working before moving on to the next step.

Add the values, Store result to y - Write/Debug

- 8. Edit LAB3A. ASM again and write code to solve for y using <u>direct</u> addressing. According to the equation shown on the system diagram, y = a0 + a1 + a2 + a3 + a4 + a5 + a6 + a7. First, write the add routine using one of the accumulators and direct addressing. Then, setup the appropriate <u>direct</u> addressing registers. Create a label (like add:) at the beginning of your add routine.
- 9. Did you check to see if all the values in *a* are contained within a single data page? We can assure they are by adding the ", 1" switch to the .usect command that allocates this section.
- 10. Store the result y using absolute addressing.
- 11. Create a stop condition at the end of your code with an endless loop. You can use:

here: B here

12. Verify that you still have the following selected:

```
Option \rightarrow Program Load \rightarrow Load Program after Build
```

- 13. On the menu bar select: Project → Options and make sure -g is included in the Assembler options box. If it is not, click the box labeled Enable Symbolic Debug Information. The -g option enables source-level debugging. The options box should now read -gs. The -s option makes all symbols global so that they can be displayed in Code Composer Studio. Rebuild your .OUT file.
- 14. When the simulator opens, type:

go add ↓

on the command line (or use the label you wrote at the beginning of your add routine) to run the code beginning at the *start* label and ending at the *add* label. Use a memory window to view *a* and verify that the values have been properly copied.

15. We know that the copy routine works properly, so now it is time to debug the add routine. Single step your add routine.

Note: When single-stepping, normally the highlighted instruction is sitting at the beginning of the EXECUTE phase of the pipeline. So, when you hit <F8> or press the single-step button, the instruction will complete the EXECUTE phase. This implies that the instructions following the current instruction might have already performed the pre-fetch, fetch, decode, access and read phases. Any updates or modifications made during early phases of the pipeline might already be complete by the time you highlight the specific instruction. For example, STM writes in the READ phase. Therefore, when you actually highlight this instruction, it has already "executed".

- 16. The result stored to location *y* should be 16380 (decimal) or 3FFCh. Add the following two expressions to the watch window to display *y* in both decimal and hex:
 - *y (decimal is the default) ... *y will display the *contents* of the address y
 - *y, x (x selects hexadecimal)

- 17. View the CPU Registers window. Notice that CCS parses ST0, ST1 and PMST into their individual pieces. Review the CCS online help and determine what those pieces are. Find them in the CPU Registers window.
- 18. If your add/store routine is not working properly, debug as necessary before benchmarking your code.

Profile Your Code

- 19. To re-initialize your debugging session, you have two options. restart and reset. restart loads the PC with your entry label (for example: *start*) and does not reset any registers. reset loads the PC with the reset vector address and initializes all reset bits/registers. Use both commands now to see the difference. Type: reset or look under Debug on the menu bar and select Reset DSP.
- 20. Type: go start ↓

on the command line to run to your beginning label.

21. Click on the line in your source file corresponding to the beginning of your add routine. Click on the "Toggle Profile-point" button on the vertical toolbar. You should see a green line appear. Do the same on the instruction performing the store to y. Check on the menu bar under Profiler and <u>make sure the clock is enabled</u>. Display the Profile window by selecting:

Profiler \rightarrow View Statistics.

22. Press the Run button, then press the Halt button on the vertical toolbar. You should see the yellow line indicating the current position of the PC on your stop condition.

Ouch! 64 cycles for 8 instructions? What's happening here is that the software wait state register is set to the maximum (8 cycles per access) at reset so that we can interface with slow memory. We'll see how to set this register in our code later. Type: ?SWWSR=0 on the command line, then restart (don't reset) the processor. Run and Halt the simulator and check your results. If you use reset, it will set the SWWSR to the maximum. To make life easier for future profiling, we created an alias for ?SWWSR=0 called "Ows" (the number ZERO, then ws – for ZERO WAIT STATE). From now on, you can simply type "Ows" at the command line to set wait states to zero.

Note in the statistics window that you've run the code twice. You should see different values for minimum and maximum. You can clear the statistics by right clicking in the statistics window and selecting "Clear All".

23. Take a moment and look at the Appendix of this student guide (at the very back) and study its contents. Is this good stuff or what?

If you still have some time left and desire a real challenge, move on to LAB3B...

LAB3-B Procedure

If you plan on modifying your LAB3A. ASM code, you might copy the files (LAB3A. ASM and LAB3A. CMD) to LAB3B. ASM and LAB3B. CMD. You can obtain the answers to any of these questions by looking in the on-line help guide or asking your instructor.

- 1. How would you implement a data addressing scheme that crosses data pages using indirect addressing?
- 2. What addressing modes would you use to implement indexed addressing and what registers would you need to initialize?
- 3. Determine how to randomly access a memory block greater than 128 words in length.
- 4. Use READA instruction to perform the copy from *table* to *a*.
- 5. Implement two ways for forcing variables onto the same data page. Verify your methods via simulation.
- 6. Review the list of MMR's in the appendix. You can also locate them in the on-line documentation. If you find them, set a bookmark there for future use.

LAB Debrief

- 1. Which addressing mode was easiest to use? Why?
- 2. Which mode was the most difficult? Why?
- 3. Did you watch the copy occur from *table* to *a*?
- 4. Did the tools behave as expected?
- 5. What did you learn?
- 6. Did the lab procedure provide <u>CLEAR</u> directions?
- 7. Did anyone get to part B of the lab?

DSP54.3 - 26



Solutions

Exercise 3: Addressing - Solution						
<i>Given</i> : Address/Data (hex) CPL=0 CMPT=0	DP=0 60 61 62	20 120	DP=4 200 201 202	4 100 60 40	DP=6 300 301 302	5 100 30 60
Program	Α	В	DP	AR0	AR1	AR2
LD #0,DP STM #2,AR0			0	2		
STM #200h,AR1 STM #300h,AR2					200	300
LD @61h,A	120					
ADD *AR1+,A SUB @60h,A,B	220	200			201	
ADD *ARI+,B,A	260		6		202	
ADD $@1,A$ ADD $*AP2+ A$	290 390		0			201
SUB *AR2+,A	360					301
SUB #32,A ADD *AR1-0,A,B	340	380			200	
SUB *AR2-0,B,A STL A,62h	320					300

	.def s	tart			LD	*AR2+,A	; 5
					STL	A,*AR1+	
a	.usect	"coeffs",8,1			LD	*AR2+,A	; 6
У	.usect	"result",1			STL	A,*AR1+	
					LD	*AR2+,A	15
	.sect	"init"			STL	A,*AR1+	
table	.int 7	FCh,7FDh,7FEh,7FF	7h		LD	*AR2+,A	; 8
	.int 8	00h,801h,802h,803	3h		STL	A,*AR1+	
;	.int 8	03h,802h,801h,800	Jh				
;	.int 7	FFH,7FEH,7FDH,7FC	CH		LD	#a,DP	
	.sect	"indata"		add:	LD	@a,A	
х	.copy	"in6.dat"			ADD	@a+1,A	
					ADD	@a+2,A	
	.sect	"code"			ADD	@a+3,A	
start:	STM	#a,AR1			ADD	@a+4,A	
	STM	#table,AR2			ADD	@a+5,A	
	LD	*AR2+,A	;1		ADD	@a+6,A	
	STL	A,*AR1+			ADD	@a+7,A	
	LD	*AR2+,A	; 2		STL	A,*(y)	
	STL	A,*AR1+					
	LD	*AR2+,A	; 3	here:	в	here	
	STL	A,*AR1+					
	LD	*AR2+,A	; 4				
	STL	A,*AR1+					

/* file I/O vectors.obj lab3a.obj -m lab3a.mag -o lab3a.out -e start	and options	*/		
MEMORY { PAGE 1: SPRAM: DARAM: DROM:	<pre>/* Data mer org = 00060h, org = 00080h, org = 00C00h,</pre>	nory */ len = len = len =	00020h 00400h 00400h	
PAGE 0: EPROM: VECS: }	<pre>/* Program org = 0F000h, org = 0FF80h,</pre>	memory len = len =	*/ 00F80h 00080h	
<pre>SECTIONS { coeffs result init indata code vectors }</pre>	:> SPRAM :> DARAM :> DROM :> DARAM :> EPROM :> VECS	PAGE PAGE PAGE PAGE PAGE PAGE	1 1 1 0 0	

Introduction

While the purist might quibble that what we're covering here isn't everything needed to perform FIR filter, we will cover the most important aspect; multiply-accumulates. We'll introduce the concept of a sampled signal and work a complete problem using just 4 data points. In later modules we'll look at how important managing pointers and data is.

Learning Objectives



Module Topics

Programming FIR Filters	
Module Topics	
Converting the Analog World to Digital	
FIR Filters	
Array Math	
Multiply and Accumulate	
Store to Memory Mapped Registers	
Loads	
Store Accumulator to Memory	
Repeat Single	
Move Instructions	
Program Flow	
The Stack	
Review	
LAB4 – 16-TAP FIR	
Objective	
LAB4-A Procedure Copy Files, Create Make File Edit LAB4A.CMD Setup 16-TAP FIR and Stack – Write/Debug Optimize Copy Routine – Write/Debug FIR Routine – Write/Debug Optimize Your FIR Routine – Write/Debug	
LAB4-B Procedure	
What Have We Missed? IIR Filters More Multiply Instructions Adds and Subtracts	
32 Bit Operations Aligning Long Operands Far Operations	
32 Bit Operations Aligning Long Operands Far Operations	4-22 4-23 4-23 4-23 4-25

Converting the Analog World to Digital



There certainly isn't time or space here to cover time-invariant sampling theory, but the idea of sampling a real world signal at a given rate is at the heart of DSP. Remember Nyquist? We must sample our signal at a minimum of twice the frequency of interest. Since voice ranges up to 4KHz, we must sample voice signal at a minimum of 8KHz or 125uS.

FIR Filters



An FIR filter in its simplest implementation is an averaging filter. To determine the average high temperature for a week we'd take the high for each day, add together all 7 and divide by 7. Since multiplication is easier than division we can multiply each "data point" by our "coefficient" (1/7) and accumulate the result. Unfortunately, FIR filters are relatively poor performers, so many "taps" or multiply-accumulates will be needed.

Array Math



There they are ... an array of data and an array of coefficients.



Let's make sure they're correctly placed in memory to avoid access conflicts.

Multiply and Accumulate

Multiply and Accumulate				
FIR.asm fir:	$y_0 = a_0 x_0 + a_1 x_1 + a_2 x_2 + a_3 x_3$ Two methods can be used to solve for x :			
	1. Multiply, then add			
	MPY *AR2+, *AR3+, B ADD B,A 			
	2. Multiply/Accumulate			
<pre>math: MAC *AR2+,*AR3+,A</pre>	MAC *AR2+, *AR3+, A			
done : How do you initialize the pointers?	 Dual-operand instructions are restricted to using: AR2, AR3, AR4, AR5 modifiers: none, +, -, +0% 			
	DSP54.4 - 7			

This is the "Oreo" method of coding. An Oreo cookie is eaten from the inside out, and this is how the "Oreo" technique of coding works. The equation is a MAC, so start out by writing the MAC instruction. Then you can think about what register will be needed to be initialized to make it work. Finally you can work on storing the results.

Note that the post-increments will step through our data array.

Store to Memory Mapped Registers

Store to Memory-Mapped Register					
FIR.asm fir:	$y_0 = a_0 x_0 + a_1 x_1 + a_2 x_2 + a_3 x_3$				
	Coefficients Input Data				
	$AR2 \rightarrow a0$ $AR3 \rightarrow x0$				
STM #a,AR2	al x1				
STM #x,AR3	a2 x2				
	a3 x3				
math: MAC *AR2+,*AR3+,A	 STM Stores #value to the MMR early in the pipeline to avoid latencies 				
done:	• 2 words, 2 cycles				
What does accumulator A contain before the first MAC?					
	DSP54.4 - 8				

If you intend to use pointers you must initialize them. Duh.

Loads



Since MAC merely accumulates to the A or B accumulator, any previous value would be incorporated as well. So we need to initialize it by loading A with 0. This load would be a 8 bit constant and the instruction would take a single cycle. The assembler will look at the immediate value and decide on the correct interpretation of the LD mnemonic. Since a load clears the upper bits, this will work perfectly.

Can you think how we might more efficiently initialize the accumulator?
Store Accumulator to Memory

	S	tore Accum	ula	tor t	o Memo	ry
	FIR	R.asm		$\mathbf{y}_0 = \mathbf{a}$	$_{0}x_{0} + a_{1}x_{1} + a_{1$	$a_2x_2 + a_3x_3$
fir:			•	Memory	y is 16-bits wid the low or high	e. So you must 16 bits:
	amu	#- NDO		G	н	L
	STM	#a,AR2 #x,AR3		39-32	31-16	15-0
	LD	#0,A	ST	L/H sc	ource, [lef	tshift,] dst
			•	source	:А,В	
math:	MAC	*AR2+,*AR3+,A	•	leftsh	ift: Ex: st	L B,-8,*AR5-
	STL	A, *(y)		- none - ASM		
done:				- constar	nt (-16 to 15)	
He	ow do y MAC	we perform s quickly?	•	<u>dst</u> : m STL/STH	emory location may be 1 or 2 cy	tion cles
	unc	s quieny.				DSP54.4 - 10

Accumulators are 32 bits plus 8 guard bits. You must indicate which portion of the accumulator you wish to store (with an optional shift value).

The ASM bit field may be used to perform a shift by a preset amount.

Repeat Single

		Repo	eat Single
	FIR	R.asm	$\mathbf{y}_0 = \mathbf{a}_0 \mathbf{x}_0 + \mathbf{a}_1 \mathbf{x}_1 + \mathbf{a}_2 \mathbf{x}_2 + \mathbf{a}_3 \mathbf{x}_3$
fir:			 Executes the next instruction n+1 times:
	STM STM	#a,AR2 #x,AR3	1. RPT #n 2. RPT Smem 3. RPTZ src,#n
	LD	#0,A	◆ Non-interruptible
math:	MAC	*AR2+,*AR3+,A	 May be 1 or 2 cycles RPTZ clears the ACC before reporting always 2 words 2 cycles
done:	STL	A, *(y)	 These execute faster when using RPT:
How do prog	we cop gram R(y the coefficients from DM to data RAM?	MVDM MVKD MACD MVMD MVDK MACP MVDP MVPD READA WRITA FIRS

Repeat Single repeats the following instruction by the programmed number + 1. This is because efficient loop control runs the 0^{th} iteration.

Using RPTZ would eliminate the need to use the "LD #0, A" instruction by zeroing A the first time through.

The listed instruction execute faster when placed in a RPT loop since they require the hardware to set up a tear down pointers internally.

Move Instructions



Move instructions allow program and data movement, but require program and processor attention. The DMA transfers information without attention, but only moves between data memories. Some C54x devices place additional restrictions on DMA movements.

Program Flow



RET is a return from a subroutine. We'll see other variants on returns later.

Restrictions on conditions are that you can choose up to 3 from the top row or up to 2 from the bottom, but you may not mix them. See the CPU and Peripherals User Guide for more detailed information.

The Stack



The stack pointer is a pre-decrementing pointer which points to the last used location. Before the stack pointer is used the first time it should point to one location higher (after) the stack. In assembly, you must take care of stack initialization yourself. If you use C, the boot.asm routine will do this for you.

Review

Review

- 1. Name some characteristics of FIR filters?
- 2. What restrictions exist for a dual-operand MAC?
- 3. What does " RPT 5 " do?
- 4. Write the instruction to store A[23:8] to @y.
- 5. Which part of memory should the stack (SP) be located in and why?

DSP54.4 - 15

LAB4 – 16-TAP FIR

Objective

The objective of this lab is to write code to perform a 16-tap FIR (actually, it is a sum of products because we don't get any new data, but who's asking?) as described in module 4. You have already copied the coefficients (a values) into RAM, but we need to modify the code to use 16 values instead of 8. The input file, in4.dat, contains the 16 input data values of the filter.



LAB4-A Procedure

Copy Files, Create Make File

- 1. In CCS, open LAB3A. CMD and save it as LAB4A. CMD. Modify the file i/o and save your work.
- 2. Open LAB3A. ASM and save it as LAB4A. ASM.
- 3. Create a project called LAB4A and add the necessary files to it.

Edit LAB4A.CMD

- 4. Change the routing of the "init" section (which contained *table[8]* before) from data space (PAGE 1) to program space (PAGE 0). Place the "init" section into EPROM (along with your code).
- 5. Allocate a section called "STK" for the stack and route it to DARAM along with the input samples (*x*) and results (*y*). Save your work.

Setup 16-TAP FIR and Stack – Write/Debug

6. Edit LAB4A. ASM. Change your copy statement to read:

x .copy "in4.dat"

- 7. You can open up and view the in4.dat file if you wish, just to see what it contains.
- 8. Because we are now using a 16-tap FIR which requires 16 input values and 16 coefficients, you need to change the size of the uninitialized data section for your coefficients (related to label *a*) to 16 instead of 8. Also, remove the semi-colons (comments) on the last two sets of 4 coefficients in the initialized section for *table*. Now *table* contains 16 coefficients.
- 9. Allocate an uninitialized data section 100 words in length for the stack. Name the section "STK". You cannot name this section "stack" because this name is reserved by the linker. This might be a good time to use the .set directive (for example STKLEN .set 100). Make sure your .usect uses a label such as BOS (for bottom of stack). This label will be used to load the stack pointer.
- 10. Add the .mmregs directive to the top of your code to facilitate using MMR names as addresses. Anywhere before your code section is okay.
- 11. Load the stack pointer (SP) as described in class. Make sure your *start* label is on this instruction. Otherwise, your reset vector and restart command will not be able to find the beginning of your code.
- 12. Move the stop condition (here: B here) to the next instruction following the SP initialization. You should now have *start* and *here* as sequential labels.
- 13. Build LAB4A. Simulate the code and verify that you now have 16 coefficients in *table*. Open a memory window on address *table*. Do you see your coefficients? Hmmm. Why not? Well, the default memory window shows DATA memory. Where did you map the section

containing *table* in your linker command file? Oh, that's right – it is now in PROGRAM space. To verify if the values in *table* are correct, right-click on the memory window and change the page to Program.

14. Also, verify that in4.dat was loaded properly. Open a memory window starting at address x. It might also help if you select "16-bit Signed Int" for the format.

Do you see some data? The first 4 values should be 1,2,3,4.

15. Single-step until you hit your stop condition (here: B here). Now, verify that your stack pointer (SP) is set up correctly by opening a new memory window on SP in TI - Hex Format. What location is SP pointing to? SP is now currently pointing to one location PAST the end of the stack. SP is a pre-decrementing pointer, so the first CALL you make will write the return address to one location before where SP is pointing now. Try changing the memory window address to SP-6. This will now allow you to see return addresses stored on the stack later on.

Optimize Copy Routine – Write/Debug

- 16. Edit LAB4A. ASM. Between the *start* and *here* labels in your code, add an instruction to CALL your copy routine.
- 17. Change your copy routine by doing the following:
 - add a label *copy* pointing to the first instruction
 - use single repeat and MVPD to copy 16 coefficients from *table* to *a*
 - make sure you copy all 16 values and return back to the main routine.
- 18. Build LAB4A. Verify that your copy routine works and returns back to the main routine. After the simulator starts:
 - Hit <F8> to execute the STM instruction and load the stack pointer (SP).
 - Single step again once and watch the return address go onto the stack.
 - Open a view memory window to display *a*.
 - Single-step the copy routine and watch the coefficients copy into *a*. Notice that you can't single step inside the RPT loop. Did it work?
 - When you single-step the RET instruction, watch the return address load itself into the PC in the Register window. When you reach your main routine and everything is working properly, move on to the next step.

FIR Routine – Write/Debug

- 19. Edit LAB4A.ASM. Add a CALL to the code label *fir* after the CALL to *copy*.
- 20. Write your *fir* routine by doing the following:
 - Write a dual-operand MAC instruction using the proper pointers
 - Use a repeat single to accumulate 16 products. This might be a good opportunity to use RPTZ.

- Initialize the appropriate registers
- Store the result to *y* using absolute addressing (this should already be in your code). Make sure you store the correct part of the accumulator.
- Return back to the main routine
- 21. Build LAB4A. Simulate and verify that your FIR (currently just a sum of products) works correctly:
 - Because everything should work up to the *fir* routine, type: go fir on the command line.
 - Add a watch on *y* in hexadecimal.
 - Single-step the MAC loop. The result in the accumulator and stored to *y* should be 14h.
- 22. Profile your *fir* routine by setting profile points at the label *fir* and on the store to *y*. Type restart, then Run, Halt and check your statistics. You did remember to enable the clock and view the statistics window, right? You should get about 22 cycles, unless you forgot to set the wait states to zero (oops...).

Optimize Your FIR Routine – Write/Debug

- 23. Is there a better way to initialize the accumulator instead of loading it with zero? Of course. Why else would we be asking? Instead of loading it with zero or using RPTZ, initialize your accumulator with the first product of the MAC and reduce the repeat count by one. Write it and profile it. Did you get one less cycle?
- 24. If you're done with LAB4A and you still have some time, move on to LAB4B...

LAB4-B Procedure

- 1. What instructions should NOT be placed in a single repeat? Why?
- 2. Where should the stack be located and why?
- 3. What conditions can you combine in a conditional instruction?
- 4. Rewrite lab4a fir routine to use MACP

What Have We Missed?

IIR Filters







More Multiply Instructions

MPY	Single or dual-operand multiply
MPYA	Uses AH as multiplicand
MAC	Single or dual-operand multiply/accumulate
MACA	Uses AH as multiplicand
MAS	Single or dual-operand multiply/subtract
MASA	Uses AH as multiplicand
MACP	Uses pmad as one multiplicand
MACD	Copy data to next higher address
SQUR	Square single operand or AH
SQURA/S	Square single operand and accumulate/subtra

DSP54.4 - 23

Adds and Subtracts

ADD	Single or dual-operand add
ADDC	Single operand add with carry
ADDS	Add with sign-suppression
ADDM	Add a constant to a memory location
SUB	Single or dual-operand subtract
SUBB	Single operand subtract with borrow
SUBS	Subtract with sign-suppression
SUBC	Conditional subtract (performs 1-bit divide)

32 Bit Operations

	32-bit Operations
DLD	Loads 32-bit value from memory to ACC
DST	Stores 32-bit value from ACC to memory
DADD	Adds 32-bit value from memory to ACC
DSUB	Subtracts 32-bit value from ACC to memory
DRSUB	Reverses operands used in DSUB
- Affected by	C16 bit in ST1 (splits ACC's into two independent 16-bit registers)
 Double i 	nstructions use long-memory (lmem) operands
 Double s 	tore (DST) requires two cycles for dual E-bus activity
 Internal adds/sub 	memory hardware is organized as 32-bit. Therefore, double tracts/loads from any internal memory are <u>single cycle</u> .
♦ Default a	auto-increment step size is TWO
	How are long operands aligned in memory?

DSP54.4 - 25

Aligning Long Operands

Aligning L	long Operands
0FFh 1234 100h 5566 101h 7788 Longs 32-bit	STM #100h,AR1 A LD *AR1, A 0000 5566 DLD *AR1+, A 5566 7788
 Long accesses assur LSW read from sar Ptr=100h (MSW Ptr=101h (MSW 	ne address points to MSW <u>ne</u> address with LSB <i>toggled</i> . 7 @100h, LSW @101h) 7 @101h, LSW @100h)
You must EVEN-align long oper ◆ Constants: (.int/.word, .long	ands:) Auto-aligns on "type" boundary
• Variables: (use even-align fl	ag) .usect "Sect",len,1,1
	DSP54.4 - 28

Far Operations

	Using FAR Operations
FB	Far Branch
FCALL	Far Call
FRET	Far Return
FBACC	Far branch to location specified by ACC[23:0]
FCALA	Far call to location specified by ACC[23:0]
FRETE	Far return from ISR
 During Other in The size operation 	23 16 15 0 XPC 16-bit addr a FCALL, the PC is placed on the stack followed by the XPC astructions do not modify the XPC c of the XPC and consequently the address used in computed ons (like FBACC) depends on the chosen device.
-	- DSP54.4 - 30



Solutions

Review

- 1. Name some characteristics of FIR filters? unconditionally stable, linear phase possible, typically lots of taps
- 2. What restrictions exist for a dual-operand MAC? Use AR2-5 only, modifiers (none, +, -, +0%)
- **3.** What does " RPT 5 " do? Repeats the next instruction [1 + (value located at the 5th word from the current DP)]
- 4. Write the instruction to store A[23:8] to @y. STL A,-8,@y -OR- STH A,8,@y
- 5. Which part of memory should the stack (SP) be located in

and why?

Internal RAM, to decrease access time

DSP54.4 - 16

	.mmregs .def st	art	
STKLEN	.set	100	
а У BOS	.usect .usect .usect	"coeffs",16,1 "result",1 "STK",STKLEN	
table	.sect / .int 71 .int 80 .int 80 .int 71	"init" FCh,7FDh,7FEh,7FF] 00h,801h,802h,803] 03h,802h,801h,8001 FFH,7FEH,7FDH,7FC]	1 1 1
x	.sect .copy	'indata" 'in4.dat"	
start:	.sect ' STM CALL CALL	code" #BOS+STKLEN,SP copy fir	;setup stack pointe
here:	в	here	return

LAB4A.ASM - Solution (Continued)

copy:	STM RPT MVPD	#a,AR1 #15 #table,*AR1+	;setup AR1 ;copy 16 values
	RET		/return
fir:	STM STM	#a,AR2 #x,AR3	;setup ARs for MAC
	MPY	*AR2+,*AR3+,A	;1st product
	RPT MAC	#14 *AR2+,*AR3+,A	;mult/acc 15 terms
	STL	A,*(y)	;store result
	RET		

DSP54.4 - 33

/* file I/C vectors.obj lab4a.obj -m lab4a.ma -o lab4a.ou	and options p	*/		
-e start				
MEMORY { PAGE 1: SPRAM: DARAM:	/* Data mem org = 00060h, org = 00080h,	ory */ len = len =	00020h 00400h	
PAGE 0: EPROM: VECS: }	<pre>/* Program org = 0F000h, org = 0FF80h,</pre>	memory len = len =	*/ 00F80h 00080h	
SECTIONS { coeffs result indata STK code init vectors }	:> SPRAM :> DARAM :> DARAM :> DARAM :> EPROM :> EPROM :> VECS	PAGE PAGE PAGE PAGE PAGE PAGE PAGE	1 1 1 0 0 0	

Some Additional Information ...

	Long W Example	'ord Op : Z ₃₂ = 2	eration	IS 32	
Standar	d Operations	. I	Long Word	d Operatio	ons
LD	@xhi,16,A		DLD	@xhi,A	
ADDS	@xlo,A		DADD	@yhi,A	
ADD	@yhi,16,A		DST	A,@zhi	
ADDS	@ylo,A				
STH	A,@zhi				
STL	A,@zlo				
w	lords – 6	•	Wo	ords – 3	
C	ycles = 6		Сус	cles = 4	
			·		DSP54.4 - 35

Instruction Activity	PB	CB	DB	EB
Program Read	A,D			
Program Write	Α			D
Data Single Read			A,D	
Data Dual Read		A,D	A,D	
Data Long (32-bit) Read		A,D(ms)	A ¹ ,D(ls)	
Data Single Write				A,D
Data Read / Data Write			A,D	A,D
Dual Read / Coefficient Read	A,D	A,D	A,D	
Peripheral Write				A,D
Peripheral Read*			A,D	

Introduction

Understanding numerical issues is fundamental to getting the best performance from a fixed-point processor. A fixed-point processor generally operates without the benefit of floating point numeric representation, so the programmer must bear in mind overflow during calculations.

Objectives

Learning Objectives

- Compare/Contrast <u>integers vs. fractions</u>
- Use methods for handling <u>multiplicative</u> and <u>accumulative overflow</u>
- Discuss <u>other important instructions</u> that handle various numeric types

Module Topics

Numerical Issues	5-1
Module Topics	
Integer Multiplication	5-3
Fractional Multiplication	
The Fractional Model	5-5
Handling Accumulative Overflow	5-6
What's Missing? Bit Compare and Test Boolean Operations Shift and Rotate Operations Some Other Math Operations	
Review	
Solutions	5-12
Some Additional Information Division Long Multiplies Using Exponents	

Integer Multiplication



Fractional Multiplication



We often forget that the accuracy of a calculation can be no greater than the accuracy of its inputs. In the example above, .9 is accurate to tenths. The doublewide result though, contains information precise to100ths, which we know nothing about. The result that we will be storing, .8 represents the most accurate result possible.

The Fractional Model



Q refers to quantization. Even when multiplying decimal numbers, it is a similar process to determine where to put the radix point. Count the total number of places to the right of the radix point in the multiplicands and place the radix point there in the result.



Redundant sign bits are not specific to TI. Anytime you multiply two signed binary number together you will produce two sign bits. The FRCT mode, when selected will shift the multiplier result left by one position. If you happen to need to calculate an integer value like an address while FRCT mode is on, your answer will be twice what you expect.

Handling Accumulative Overflow



How will you write a value larger than 1 or smaller than -1 to a DAC that only understands fractions? The answer is that you can't, anything greater than 1 is 1 and anything smaller than -1 is -1. This process is called saturation.





Some algorithms require precisely 32 bits for their execution. Turning on overflow mode effectively turns off the guard bits.

		Round	ling		
\$ 1.53	How do	o you round	l this amo	unt to t	he nearest \$?
\$ 0.50	- Add \$	0.50			
\$ 2.03	- Partia	l result			
\$ 2.	- Trunc	ate result (to nearest	\$)	
(8000h a	MAC[R]	Cumulator)	LD[R]	RND	
	MACA[R]	MASA[R]	MPY[R]	IGND	
◆ Example	: RP MA(MA(ST)	TZ A,#98 C *AR2+, CR *AR2, H A,*(y)	*AR3+, A *AR3, A	Typica operati	lly, only the last ion is rounded
					DSP54.5 - 10

If you had used MACR in the repeat loop above, you would have added 50 to the final result.

What's Missing?

What's Missing?

- ✓ How do I test and compare bits?
- ✓ What boolean operations can I perform?
- ✓ What shift/rotate operations exist?
- What other useful math operations could I use?

Bit Compare and Test



CMPM compares a location in memory (Smem) to a constant and sets the test condition (TC) bit if they are equal.

BITF tests a 1 to 16 bits of Smem specified by a constant. If they are all ones, TC is set.

BIT writes the value of Smem:bit to the TC.

BITT writes the value of Smem:bit postion specified by the T register to the TC.

Boolean Operations

	lean Operations	
		Cycles
	src = src (op) Smem	1
AND/OR/XOR	dst = dst (op) (src << Shift)	2
	dst = src (op) (#K << Shift)	2
ANDM/ORM/XORM	Smem = Smem (op) #K	2
 src and dst: A or I ANDM/ORM/XO 	3 accumulators RM perform a read - modify -	write
 src and dst: A or I ANDM/ORM/XO 	3 accumulators RM perform a read - modify -	write
 src and dst: A or I ANDM/ORM/XO 	3 accumulators RM perform a read - modify -	write

ANDM,ORM and XORM work directly to memory.

Shift and Rotate Operations



Some Other Math Operations ...

LDU	Load Unsigned	
MPYU	Multiply (Unsigned * Unsigned)	
MACSU	MAC (Signed * Unsigned)	
ABS	Absolute Value	
NEG	2's complement	
CMPL	1's complement	
EXP	T = (number of leading 1's or 0's) - 8	
NORM	dst = src << T	
PMST _{SMUL}	If OVM/FRCT/SMUL = 1, -1*-1 saturated to 00.7FFFFFFFh	

SMUL is also known as GSM mode.

Review

Review

- 1. How is multiplicative overflow prevented?
- 2. How is accumulative overflow handled?
- 3. What processor bits should be set up for signed fractional math?
- 4. How does the processor round a number?
- 5. Do boolean operations only work on the accumulators?
- 6. What does "bit @y, 5" do?



Solutions

Review

- **1. How is multiplicative overflow prevented?** By using fractional math
- 2. How is accumulative overflow handled? Saturation: SAT or SST(bit) OR using a non-gain system OR OVM=1
- 3. What processor bits should be set up for signed fractional math?

SXM=1 to preserve sign bit, FRCT=1 to eliminate redundant sign bit, OVM=0 to allow use of guard bits

- **4. How does the processor round a number?** Adds 8000h to accumulator after operation is performed.
- 5. Do boolean operations only work on the accumulators? No. ANDM/ORM/XORM operate on memory directly

6. What does "bit @y, 5" do? Copies bit 10 from the value at address DP:@y into the TC bit

Some Additional Information ...

Division

Division

- The 'C54x does *not* have a single cycle 16-bit divide instruction
 - Divide is a rare function in DSP
 - Division hardware is expensive
- The 'C54x *does* have a single cycle 1-bit divide instruction: conditional subtract or SUBC
 - Preceded by RPT #15, a 16-bit divide is performed
 - Is much faster than without SUBC
- The SUBC process operates only on *unsigned* operands, thus software must:
 - Compare the signs of the input operands
 - > If they are alike, plan a positive quotient
 - > If they differ, plan to negate (NEG) the quotient
 - Strip the signs of the inputs
 - Perform the unsigned division
 - Attach the proper sign based on the comparison of the inputs



Long Multiplies

STM	#X0,AR2	
STM	#Y0,AR3	
LD	*AR2,T	$\mathbf{T} = \mathbf{x}0$
MPYU	*AR3+,A	A = ux0*uy0
STL	A,@W0	w0 = ux0*uy0
LD	A,-16,A	A = A>>16
MACSU	*AR2+,*AR3-,A	A += y1*ux0
MACSU	*AR3+,*AR2,A	A += x1*uy0
STL	A,@W1	w1 = A
LD	A,-16,A	A = A>>16
MAC	*AR2,*AR3,A	A += x1*y1
STL	A,@W2	w2 = A-lo
STH	A,@W3	w3 = A-hi

Using Exponents




DSP54.6 - 2

Introduction

We've already taken a look at the heart of a FIR filter; multiply-accumulates. Now let's extend that concept to include a large block of data. Of primary importance here will be how to manage my pointers and how to efficiently repeat a block of code.

Learning Objectives



Module Topics

Solving a Block FIR Filter	6-1
Module Topics	
Block FIR Filters	
Repeat Block	
Wrapping the Pointers	
Circular Addressing	
What Have We Missed? Single Sample FIR Nesting Repeat Loops Parallel Instructions	
LAB6 – Block FIR	6-9
LAB6 – Block FIR Objective	6-9
LAB6 – Block FIR Objective <i>LAB6-A Procedure</i> Copy Files, Make Project and Edit LAB6A.CMD Eractional Math. Repeat Block. Output Buffer	
LAB6 – Block FIR Objective <i>LAB6-A Procedure</i> Copy Files, Make Project and Edit LAB6A.CMD Fractional Math, Repeat Block, Output Buffer – Write/Debug Circular Addressing, Pointer Wrap – Write/Debug Graph Your Results Profile Your Code	6-9 6-9 6-10 6-10 6-10 6-11 6-11 6-13
LAB6 – Block FIR Objective <i>LAB6-A Procedure</i> Copy Files, Make Project and Edit LAB6A.CMD Fractional Math, Repeat Block, Output Buffer – Write/Debug Circular Addressing, Pointer Wrap – Write/Debug Graph Your Results Profile Your Code <i>LAB6-B Procedure</i>	6-9 6-9 6-10 6-10 6-10 6-11 6-11 6-13 6-14
LAB6 – Block FIR Objective LAB6-A Procedure Copy Files, Make Project and Edit LAB6A.CMD. Fractional Math, Repeat Block, Output Buffer – Write/Debug Circular Addressing, Pointer Wrap – Write/Debug Graph Your Results. Profile Your Code LAB6-B Procedure Benchmarking the Labs	6-9 6-9 6-10 6-10 6-10 6-11 6-11 6-13 6-14 6-15

Block FIR Filters



Obviously, this concept can be extended to any length block. You might wonder what happens when the filter reaches the end of the block. We'll cover that later ...

FIR Code - Review						
fir:	STM RPT	#a,AR2 #3	Set up for signed fractions (not shown)			
	MVPD	<pre>#init_a,*AR2+</pre>	Copy Coefficients			
	STM STM STM	#y,AR1 #a,AR2 #x,AR3	Pointer Setup			
	LD	#0,A				
	RPT	#3	FIR Code			
math:	MAC	*AR2+,*AR3+,A	 Generates a single output Block FIR requires multiple outputs 			
	STH	A,*AR1+	 Using fractions, so store AH 			
done:	RET					
How do we repeat this block of code?						

Is this the most efficiently to initialize the A. accumulator?

Repeat Block

	Repeat Block					
fir:	STM RPT	#a,AR2 #3	RPTB end_address			
	MVPD STM	<pre>#init_a,*AR2+ #2,BRC</pre>	 RSA: Start address = next line of code 			
	STM STM	#y,AR1 #a,AR2	 REA: End address = specified in RPTB instruction 			
	STM RPTB	#x, AR3 done-1	 ◆ BRC: Count - 1 ◆ RPTB: 2 words, 4 cycles 			
math:	RPT MAC	#3 *AR2+,*AR3+,A	◆ Interruptible			
	STH	A,*AR1+	"done-1" ensures a complete fetch of a multi-word final instruction			
done:	RET					
How do we manage the pointer updates? DSP54.6-5						

A RPTB (repeat block) may contain any length block up to 64 K. in length.

Wrapping the Pointers

		Pointer Wra	ap Using MAR
fir:	STM RPT MVPD STM STM	<pre>#a,AR2 #3 #init_a,*AR2+ #2,BRC #y,AR1 #a,AR2</pre>	Coefficients Input Data $ \begin{array}{c} a0\\ a1\\ a2\\ a3\\ AR2 \rightarrow \\ x4\\ x5\\ \end{array} $ Input Data
	STM RPTB LD RPT	#x,AR3 done-1 #0,A #3	 To wrap AR3, we need to subtract 3 from the current value. But how? MAR (Modify AR) allows all pointer updates shown in Module 3, for example:
math:	MAC MAR STH	*AR2+,*AR3+,A *+AR3(#-3) A,*AR1+	MAR *ARn+ ;ARn = ARn +1 MAR *+ARn(#1k) ;modify ARn by #1k
done: Let's lo	RET ok at a r	nethod for efficiently w	 How should we wrap AR2? rapping AR2 DSP54.6-6

MAR allows you to modify the address register by +1 or by a long constant. AR2 0 always starts back at a0, so its modification can be little different.

Circular Addressing

		Circular	Addressing
fir:	STM	#a,AR2	Coefficients Input Data
	RPT	#3	$AR2 \rightarrow a0$ x0
	MVPD	<pre>#init_a,*AR2+</pre>	al AR3 \rightarrow x1
	STM	#2,BRC	a2 x2
	STM	#4,BK	a3 x3
	STM	#1,AR0	×4
	STM	#y,AR1	
	STM	#a,AR2	x)
	STM	#x,AR3	 Circular addressing is modulo
	RPTB	done-1	 First, define buffer size using BK
	LD	#0,A	 % modifier indicates circular
	RPT	#3	- available for <i>all</i> ARs
math:	MAC	*AR2+0%,*AR3+,A	♦ Why was "+0%" used?
	MAR	*+AR3(#-3)	♦ Because we are forced to use +0%,
	STH	A,*AR1+	how do we make it look like +%?
done:	RET		◆ Now,when AR2 = #a3 , AR2+1 = #a0
Circula	r buffers	s need to be aligned in 1	memory DSP54.6 - 7

Always remember to properly align your circular buffers.



What Have We Missed?



Single Sample FIR



PORTR (port read) and PORTW (port write) operate from a memory location to a port address. In the code above, the oldest data point will not be used again so we can use this memory location as temporary storage. Obviously your code would not look quite like this, since this code will eat 100% of processor bandwidth.

Nesting Repeat Loops



So, while you can nest repeat blocks, it is usually more efficient to use the BANZ instruction.

Parallel Instructions



If both parts of a ST \parallel LD instruction pointed to the same memory location the processor would operate as expected, swapping the accumulator and memory values.

LAB6 – Block FIR

Objective

The objective of this lab is to write code to perform a block FIR. The input file, in6.dat, contains the input values of the filter (which you plotted in LAB2A). The input file represents the summation of a high frequency and a low frequency sine wave. The objective of the block FIR is to filter out the high frequency component and pass only the low frequency wave. This lab will incorporate the numerical methods you learned in the previous module. The output should look like a low-frequency sine wave. If not, hmmm, debugging is in your future...



LAB6-A Procedure

Copy Files, Make Project and Edit LAB6A.CMD

- 1. Copy files from the last lab to LAB6A, make a new project called LAB6A and add the appropriate files to it.
- 2. Edit LAB6A. CMD and modify i/o as necessary.

Fractional Math, Repeat Block, Output Buffer – Write/Debug

- 1. Edit LAB6A.ASM.
- 2. We will be creating an output buffer for the results. So, change the uninitialized data section for your results (y) to a length of <u>200</u> instead of 1.
- 3. Change your .copy statement to in6.dat rather than in4.dat.
- 4. Set up the proper numerical bits to use fractional math. Make sure the following conditions exist in the main routine just before the CALL to fir:
 - Overflow Mode is OFF
 - Fractional Mode is ON
 - Sign-extension is ON
 - Set the SST bit in the PMST register to automatically saturate on store. If you use the ORM instruction to set this bit, remember that ORM means "OR to Memory", not "OR to Memory-mapped register". This implies that you will need to set the DP to the proper page. Which data page is PMST located in? Can't remember the format for the ORM instruction? Highlight "ORM" then hit the <F1> key.
- 3. Set up a repeat block to repeat the 16-TAP FIR code (including the store to *y*) the proper number of times. If you have 200 input values, how many output values should be generated? Use this value to determine how to initialize the block repeat counter. You will need a label on the return instruction to facilitate the block repeat.
- 4. Look at your store to *y* instruction. This instruction will store all results to ONE memory location. Change this instruction to create an array that contains ALL of the results.
- 5. Look at the store instruction again. Keeping in mind that you are using fractions, which half of the accumulator contains the correct result? Modify the store command if necessary.
- 6. Build LAB6A.
- 7. When the simulation opens, press <F8> until the CALL copy instruction is highlighted. Now, press the Step Over button on the vertical tool bar. This will execute the copy routine and return to the next instruction.
- 8. Open memory windows and verify that the coefficients (a) and data values (x) are correct.

You should see the coefficient table in *a* and the input data values in *x*.

- 9. Open a memory window to view the result array buffer (y).
- 10. Single step your code through the store instruction in the *fir* routine. The first value stored to y should be E404h. If everything looks like it is operating correctly, move on to the next step.

Circular Addressing, Pointer Wrap – Write/Debug

- 11. Edit LAB6A. ASM. To wrap the coefficient pointer (pointing to *a*) automatically, implement circular addressing. Remember, +% is not a supported modifier in a dual-operand MAC instruction. What other registers need to be set up to make this work?
- 12. Circular buffers must be aligned. Make sure the section containing the coefficient table (*a*) is aligned properly in your linker command file. What boundary should an array of 16 values be aligned on?
- 13. The pointer to the input values (*x*) must also be wrapped back to the proper position. Write an instruction to perform this function just before the store to *y*. To determine the amount to subtract from the pointer, think about where the pointer is after the last MAC instruction executed and where the pointer needs to be for the next iteration of the block repeat. You may need to reference Module 3 to see the available modifiers.
- 14. Build LAB6A. When the simulator opens, set a breakpoint on the store instruction in the *fir* routine. Click the Run button on the vertical toolbar to run to the breakpoint. At this point, the first store to *y* has NOT been done yet, but we can see if the pointer wraps have worked properly.
- 15. Look at the address contained in the pointer to *a*. Is it pointing to the first value in *a*? Now, look at the address contained in the pointer to *x*. Is it pointing to the 2^{nd} value in the data table? If not, debug the problem and re-verify.
- 16. Click the Run button to run through the block repeat again. This will write the first value to y. Look at the pointers to a and x again and verify that they have updated properly.
- 17. Remove the breakpoint on the store instruction and click Run. This will run the block FIR routine to its completion. After a few seconds, click Halt to halt at the stop condition.

Graph Your Results

18. Let's take a look again at the input to our filter. On the menu bar click:

```
View \rightarrow Graph \rightarrow Time/Frequency
```

Change the following fields:

Graph Title:	Input data
Start Address:	Х
Acquisition Buffer Size:	200
Display Data Size:	200
DSP Data Type:	16-bit signed integer
Q Value:	15
Autoscale:	Off
Maximum Y-value:	1

- 19. Move the window to a convenient spot on your display.
- 20. Let's set up a display of the output with the following properties:

Graph Title:	Filtered Output
Start Address:	У
Acquisition Buffer Size:	185
Display Data Size:	185
DSP Data Type:	16-bit signed integer
Q Value:	15
Autoscale:	Off
Maximum Y-value:	1

- 21. Explain why the result waveform amplitude is $+/- \frac{1}{2}$.
- 22. Sometimes you might like to actually view your program in action. Additionally, you may not have a complete buffer of the information available to be graphed. CCS allows you to do this using a feature called "animation". Since this feature stops the program to transfer data, real-time performance may be impacted.
- 23. Let's wipe out our previous results by filling our result memory with zeros. From the menu bar click:

Edit \rightarrow Memory \rightarrow Fill.

And change the following fields:

Address:yLength:185

Click OK. Check your memory display window to verify the fill has occurred.

- 24. Right click on your filtered output graph and click on Clear Display.
- 25. In LAB6A. ASM source window, click on the instruction that stores your result. On the vertical toolbar click on the Toggle Probe-point button
- 26. On the menu bar, click:

Debug \rightarrow Probe-points

and highlight the only probe point listed in the bottom window. Take care not to uncheck the box on the left. Change the following fields:

Probe type:Probe on Data Write at LocationConnect To:Filtered Output

Note the different types of probes you can use and that you can use expressions. Click Add, then delete the probe point with no connection. Click OK.

27. Restart your project. On the vertical toolbar, click the Animate button and watch the display draw as the program runs.

28. Probe points can also run on hardware targets, but RTDX has less impact on real-time operation. Probe points may also be used to connect data i/o files to your program. Look in the online help and see how this is done.

Profile Your Code

- 29. Once you have a clean graph, it is time to profile your code. Remove the Probe point, then set the 1st profile-point on the CALL fir instruction and the 2nd profile-point on the stop condition. Now, restart and profile your code. Write down your time on the sheet provided at the end of this module. It should be about 11470 cycles.
- 30. Does 11470 seem right? Well, it IS correct, but what did you expect it to be? Estimate the cycle count for the RPTB loop by counting up the cycles inside the loop and multiplying by the RPTB loop count. Write down your estimate on the sheet provided.
- 31. Why was the cycle count so much higher than your estimate? Did you forget to run "0ws"?
- 32. In a real application, you need to setup the external wait state generator to the appropriate values based on your system requirements. However, because we are using the simulator, let's simply assume that everything external is zero-wait states. At the beginning of LAB6A.ASM, type in the following instruction:

STM #0, SWWSR

Issues associated with wait states and memory interfacing will be covered in later modules.

- 33. Build and simulate your code again. Now, profile your fir routine. What was your cycle count? Write it down on the sheet provided. The cycle count should be around 3700 cycles.
- 34. One last note: open up LAB6A.ASM. Note the values of the coefficients. Notice anything interesting? If you add all 16 coefficients together, they equal almost one (on a fractional scale). What does this imply?

It implies that the filter has a gain less than one. Therefore, saturation is not required, because the filter is guaranteed (by design) to not overflow because the coefficients added together are less than unity AND every input to the filter is less unity – no gain. Hey, this stuff really works O.

35. If you're done with LAB6A and you still have some time, move on to LAB6B...

LAB6-B Procedure

If you make any changes to LAB6A. ASM or LAB6A. CMD, first copy the files to LAB6B. ASM and LAB6B. CMD. Answers to the following questions are either contained in the on-line documentation or via your instructor.

- 1. Negate all 16 coefficients. In other words, use the 2's complement of all of the coefficients. Re-run your code. What changed and why?
- 2. Change your repeat block to use BANZ. Profile your code. Any difference?
- 3. How do you terminate a block repeat? Can you perform a branch or call inside a block repeat? Hmmm. Look at the BRAF bit. What does it do? Do you think this might assist you in terminating a block repeat?
- 4. Let's make the entire code interruptible. Replace repeat single with a repeat block and nest the repeat blocks.
- 5. Look at your code. Can you take advantage of using parallel instructions? Why/why not?
- 6. Display the contents of REA and RSA during the block repeat loop.

Benchmarking the Labs





Solutions

	.mmregs .def st	art			
STKLEN	.set	100			
a	.usect	"coeffs",16,1			
У	.usect	"result",200			
BOS	.usect	"STK", STKLEN			
	.sect "	init"			
table	.int 7F	Ch,7FDh,7FEh,7FF	h		
	.int 80	0h,801h,802h,803h	h		
	.int 80	.int 803h,802h,801h,800h			
	.int 7FFH,7FEH,7FDH,7FCH				
	.sect "	indata"			
x	.copy "	in6.dat"			
	.sect "	code"			
start:	STM	#BOS+STKLEN,SP	setup stack pointer		
	STM	#0,SWWSR	;set ext'l wait state to zero		
	LD	#U,DP	;set SST bit (saturate on store)		
	ORM	#1,@PMST			
	SSBX	FRCT	(set FRCT bit (fractional mode)		
	RSBX	OVM	(cir OVM bit (overflow mode)		



/* file T	0 and options	*/	
vectors.ok	o op	,	
lab6a.obj			
-m lab6a.m	hap		
-o lab6a.c	out		
-e start			
MEMORY {			
PAGE 1:	/* Data mem	nory */	
SPRAM:	org = 00060h,	len =	00020h
DARAM:	org = 00080h,	len =	00400h
PAGE 0:	/* Program	memory	*/
EPROM:	org = 0F000h,	len =	00F80h
VECS:	org = 0FF80h,	len =	00080h
}			
SECTIONS			
{ coeffs	:> SPRAM	PAGE	1
result	:> DARAM	PAGE	1
indata	:> DARAM	PAGE	1
STK	:> DARAM	PAGE	1
code	:> EPROM	PAGE	0
init	:> EPROM	PAGE	0
vectors	:> VECS	PAGE	0

Introduction

Most microprocessors and DSP's are pipelined in some fashion. The C54x differs in that its pipeline is open. When we write to control type registers it can have a profound and sometimes an out-of-sequence affect on CPU operation. The responsibility for proper pipeline operation rests on the programmer. Fortunately you have both assembler and simulator latency detection tools at your disposal.

Learning Objectives



Module Topics

Pipeline Implications	
Module Topics	
Delayed Instructions	
The Pipeline	
Understanding the Impact on the Pipe	
Writing Early	
Determining Latency Cycles	
Latency Tables	
Review	
Exercises	7-11
LAB7 – Latency Issues	
Objective	
LAB7-A Procedure Fix Latencies in LATENCY . ASM and LAB6A . ASM	
LAB7-B Procedure	
Solutions	
Additional Information	

Delayed Instructions



A delayed branch merely allows the 2 words that have already been prefetched to run to completion.



The problem is, some operations may not be in the delay slot hand and since the next two words will be executed before the branch is taken, debugging can be difficult.

Save the use of delayed branches for those situations where saving two cycles is very important.

The Pipeline





Most instructions complete their operations in the execute phase. Because of potential pipeline latencies, it would be nice to have some instructions that operate early.

Understanding the Impact on the Pipe



This breaks up the effect of the pipeline into three categories; CALU, data address generation and program address generation.



Writing Early



The problem arises when two instructions; one operating in the execute phase and the other operating earlier attempt to write to ARx, SP or BK. If these two writes overlap, they will conflict since there is only one path to these registers.



In the latency chapter of the CPU and Peripherals user guide you'll find a rule stating not to precede an instruction like STM with one that writes to these registers in the execute phase.

Determining Latency Cycles



The following tables do not and cannot show all possible latencies. Please refer to the CPU and peripherals guide for more detail

Latency Tables

Latency Tables - Recommended Instructions

Control Field	Latency 0	Latency 1
T	STM, MVDK LD Smem,T LD Smem,T ST	STLM, STL, STH, EXP
ASM	LD #k5,ASM LD Smem,ASM	
DP	LD #k9,DP LD Smem,DP	
SXM		SSBX, RSBX
A or B	All except	Modify accumulator then read as MMR
BRC before	STM	STLM, STL, STH
RPTB[D]	MVDK	

DSP54.7 - 12

Latency Tables - Recommended Instructions						
Control Field	Latency 0	Latency 1	Latency 2	Latency 3		
ARx	STM MVDK MVMM, MVMD MAR	POPM	STLM, STH, STL			
BK		STM MVDK MVMM,MVMD	POPM	STLM, STH, STL		
SP	if CPL = 0 STM	if CPL = 1 STM	if CPL = 0 STLM	if CPL = 1 STLM		
	MVDK	MVDK	STH	STH		
	MVMM	MVMM	STL	STL		
	MVMD	MVMD				
Implicit SP changes when CPL = 1		FRAME POPM/POPD PSHM/PSHD				
		-		DSP54.7 - 13		

Latency Tables - Recommended Instructions

Control Field	Latency 3	Latency 4	Latency 5	Latency 6
DROM	ANDM			
	ORM			
	XORM			
CPL	RSBX			
	SSBX			
BRAF			RSBX	
			SSBX	
OVLY				ANDM
IPTR				ORM
MP/MC-				XORM

Latency Table Notes
Do not precede STM, MVDK or MVMD with an instruction (e.g. STLM) that writes to any ARx, BK or SP in the execute phase of the pipeline.
After altering the BRAF bit, the next 6 cycles must not contain the last instruction word in the RPTB[D] loop.
SRCCD must be located at least 2 cycles before the last instruction of the RPTB[D] loop.
When changing OVLY, MP/MC- or IPTR, latency listed is to fetch the first instruction from the newly activated memory space

Review

Latency Issues - Review

- ◆ No latency for CALU operations
- Write to MMRs early whenever possible
- ♦ Set status early
- Use latency tables when writing to MMRs
- ◆ For debug: focus on late MMR writes
- Reference Guide has chapter on pipeline use

DSP54.7 - 16

Exercises

Latency Exercise 1. Determine the dependencies between the instructions





LAB7 – Latency Issues

Objective

The objective of this lab is to find and fix latency issues inside two files: LATENCY.ASM and LAB6A.ASM. Use the latency tables and the -pw assembler switch to aide the process.

LABTA - Latency Issues Add -pw switch to your assembler options. Open and view LATENCY . ASM. Determine the latencies and the #NOPs needed to fix the problem. Write a comment next to the instruction of what you expect the solution to be. Assemble LATENCY . ASM using -pw switch and note the warnings. Compare the warnings with your expectations. Fix the latency issues and re-assemble. Check and fix any latencies in LAB6A . ASM. You may or may not have any. Time: 45 minutes

LAB7-A Procedure

Fix Latencies in LATENCY.ASM

- 1. Create a new project called Latency. Add LATENCY.ASM to it.
- 2. On the menu bar, select:

Project \rightarrow Options

Then, select the Assembler tab and add -pw to the command line switch box at the top of the window. This switch will enable pipeline warnings during assembly. Click OK.

- 3. Open LATENCY.ASM for editing. Determine the latencies and the #NOPs needed to fix the problems (if they exist). Write a comment next to the instruction describing what you expect the solution to be.
- 4. Assemble LATENCY. ASM by clicking the Compile button on the vertical toolbar and note the warnings shown in the output window at the bottom of your screen. Compare the warnings with your expectations.
- 5. Fix the latency issues and re-assemble.

Fix Latencies in LAB6A.ASM

- 6. When LATENCY. ASM is "clean", re-load project LAB6A. MAK. Check and fix any latencies in LAB6A. ASM. You may or may not have any. If you find latencies, explain why your code worked anyway.
- 7. If you're done with the above steps and you still have some time, move on to LAB7B...

LAB7-B Procedure

1. Open LATENCY. ASM. Type in the following instructions, write down your expectations, assemble and fix the latency issues. If the assembler gives no warning on an instruction which you thought should be a problem, explain why it is not a problem:

```
POPM PMST
RETF
STL A,*AR3
LD *AR3,B
STL A,*AR3+
LD #0,A
ADD *AR4, *AR5, A
STL A,*AR3+
STH A,*AR3
ADD *AR4, *AR5, A
```

You might find the additional material at the end of the module helpful.

- 2. Write an execute conditional (XC) instruction to perform some task. What are the implications of using this instruction?
- 3. Delayed operations (like BD) take 2 cycles less than their non-delayed counterparts. Why not use them all the time?
- 4. Open LAB6A. ASM and modify using delayed operations wherever possible. Assemble, link and simulate. Verify your plot. Make sure you have working code because this lab will be copied to later labs.



Solutions

1. Determin 2. Does a la	ne the depe atency exist	Latency] endencies between ? If so, how many	Exercise a the instructions y NOPs should be added?
(1)	STM	#100h,AR1	 No latency issue
0	LD	*AR1,A	
	STLM NOP	B,AR2	 NOP required to avoid write conflict
2	STM LD	#106h,AR1 *AR1,A	 ♦ Can also swap STM/STLM
	STLM	B,AR1	 STLM writes in X-phase.
3	NOP NOP		 *AR1 needed in A-phase Latency 2: 2 NOPs required
	LD	*AR1,A	DSP54.7 - 18

1. Det 2. Do	ermine th es a latenc	Latency e dependencies be y exist? If so, how	Exercise tween the instructions many NOPS should be added?
(4)	LD	#x,DP	 No latency issue
\bigcirc	LD	@x,A	
5	ORM NOP NOP LD	#8h,PMST *AR2,A	 Set DROM bit Potential DROM latency: 3 NOPs required Or, modify PMST early in your setup code
6	POPM NOP NOP NOP LD	STO @x,A	 Sit down at your computer and open the <i>CPU/Peripherals Guide</i> Look up the latency Potential DP latency: 3 NOPs required

Additional Information...





Ι	Pipel	ine I	Events			
Single read instructions:	P _A	PD	D	D _D		
Dual read instructions:	P _A	P _D	D _A C _A	D _D C _D		
Single write instructions:	P _A	P _D		EA	ED	
Dual write instruction:	P _A	P _D		EA	ED	
(2 cycles)					EA	ED
Read/write instructions:	P _A	P _D	D _A	D _D E _A	ED	
						-
					C	SP54.7 - 2






Application Specific Instructions

Introduction

A strictly general-purpose processor can only offer average performance. In order to extract the maximum performance from a device you need instructions that can accelerate certain algorithms. Since the C54x is targeted for the telecom marketplace, there are several powerful instructions that enhance performance for our algorithms typically used in telecom.

Learning Objectives



Module Topics

Application Specific Instructions	
Module Topics	
Symmetric FIR	
Least Mean Square	
Minimum and Maximum	
Some Other Useful Instructions	
Additional Resources	
LAB8 – Block FIR	
Objective	
LAB8A - Procedure	
Copy Files, Edit LAB8A.CMD	
Edit LAB8.ASM – Write/Debug	
Build, Simulate, Verify	
LAB8-B Procedure	
Solutions	
Additional Information	
LMS Loading	
Codebook Search	
Viterbi Decoding	
Determining Metrics	
Polynomial Evaluation	

Symmetric FIR



The FIRS instruction performs the multiply and accumulate as well as the summation of the next two data points in a single cycle when in a single repeat.



Your pointers will need to point of both the oldest and the newest samples. You'll also have to perform the first add before entering the repeat single FIRS loop.

		FIRS Code Exam	ıple
	.asg .asg .asg SSBX STM STM STM STM	AR2,old AR3,new AR4,results FRCT #samps-taps+1-1,BRC #x,old #x+7,new #y,results #-4,AR0	;set FRCT ;setup BRC ;old = #x ;new = #x+7 ;results = #y ;pointer wrap for old
FIR:	RPTB ADD RPTZ FIRS MAR MAR STH	<pre>done-1 *old+,*new-,A B,#3 *old+,*new-,#COEFF *old+0 *+new(#6) B,*results+</pre>	;Repeat Block FIR ;First sum for FIRS << 16 ;B=0, Repeat taps-1 ;MAC, next sum ;Wrap old by -4 ;Wrap new by +6 ;Store result to y
done:			DSP54.8 - 6

Notice how we used AR0 to save a cycle resetting the old pointer.

Least Mean Square



An example of this might be a noise-canceling headset. The modeled system is the earpiece containing your ear, a speaker and a microphone to "listen" to what you are hearing. Add noise from an external source. Now think of the input as the music from your stereo. That signal is what we'd like to hear (monitored by the microphone (d(n))). In order for the signal inside the earpiece to just be music, the FIR filter will adapt itself to produce anti-noise (a signal out-of-phase) with the external noise. If the speaker is driven with this signal, music is all we'll hear.

•	••		;pre-calculate 2B*e(n)
		AD2 Cooffe	
•	asy	ARS, COEIIS	
•	asg	AR4, Data	initializa pointana
:	asg	ARI, Result	;mitialize pointers
S	тм	#a, Coeffs	;and circular addressing
S	TM	#x, Data	
S	TM	#y, Result	
S	тм	#1,AR0	
S	тм	#taps,BK	
L	D	B2e, T	;T = B*2e
L	D	#0,B	zero B
s	тм	#TAPS-2, BRC	:loop taps-2 times
R	PTBD	done-1	,FF
	MPY	*Data, A	:A = e0
	LMS	*Coeffs.*Data+	B = a0*x0. A = e0+a0
	ST	A.*Coeffs+0%	undate a0
11	MDV	*Data A	·A – nevt e
11	TMC	*Cooffg *Datat	$\mathbf{R} = \mathbf{FIR} \mathbf{A} = \mathbf{a} + \mathbf{a}$
		"COEIIS, "Dala+	$\mathbf{B} = \mathbf{F} \mathbf{I} \mathbf{K}, \mathbf{A} = \mathbf{C} \mathbf{T} \mathbf{a}$
aone: s	TH	A, *COEIIS	store last updated a
S	TH	B, *Result+	;store y, increment ptr

Minimum and Maximum



Some Other Useful Instructions

Other Use	ful Instructions
◆ CodeBook Search (Condit	ional Stores)
STRCD Xmem, cond	Xmem = T if condition is true
SRCCD Xmem, cond	Xmem = BRC if condition is true
SACCD src, Xmem, cond	Xmem = src if condition is true
◆ Viterbi Acceleration (Split	Accumulator Instructions)
CMPS src, Smem	Compare srcH/srcL, store greater
DADST Lmem,dst	dst = Lmem +/- T
DSADT Lmem,dst	dst = Lmem -/+ T
ABDST Xmem, Ymem	Absolute Distance
SQDST Xmem, Ymem	Square Distance
◆ Algebraic Polynomial Eva	luation
RPT #Order-1 POLY Smem	Performs any order polynomial evaluation
Application code avail	able at the end of this module DSP54.8-13

Viterbi decoding, convolutional encoding and codebook search operations are used extensively in cellular communications. If you are interested in learning more, ask your instructor to give you a short presentation.

Additional Resources



LAB8 – Block FIR

Objective

The objective of this lab is to write code to perform a block FIR using the FIRS instruction using symmetrical coefficients.



LAB8A - Procedure

Copy Files, Edit LAB8A.CMD

- 1. Make a new project called LAB8A.
- 2. Copy LAB6A. CMD to LAB8A. CMD. Modify as necessary.
- 3. Copy LAB6A.ASM to LAB8A.ASM.
- 4. Add the appropriate files to LAB8A.

Note: This lab will be much less structured and spoon-fed than previous labs – and rightly so. You should be more comfortable with the edit/debug environment, link.cmd files, program vs. data labels, etc., by now. The following instructions will head you in the right direction but will be slightly vague in terms of exact details.

Edit LAB8.ASM – Write/Debug

- 5. Open LAB8A. ASM for editing. Comment out the CALL to the COPY routine.
- 6. Replace the MAC instruction with FIRS. Don't forget that the label used to point to your coefficients is a program label. Also, the pointer wraps will be done manually, so there is no need to use circular addressing. Set up the two ARs to point to the correct data values (refer to the material if you need help).
- 7. This is a good chance to use the .asg directive for our pointers. Look up its use in the Assembly Language Tools User Guide.
- 8. Look at your RPT instruction. How does the single repeat count differ when using FIRS vs. MAC? Also, FIRS uses the B accumulator to accumulate the result *y*, so how will you initialize B?
- 9. FIRS requires the first two data values to be added together in the A accumulator prior to using the FIRS instruction. Write the proper instruction to add these values. Look up this instruction and note where the results will be. How should the pointers be modified?
- 10. Add two MAR instructions to wrap AR2 and AR3 the appropriate amounts after the FIRS instruction. Use the value in AR0 to wrap AR2 and use a constant (#lk) to wrap AR3.
- 11. Look at the store instruction. Which accumulator should be stored?
- 12. The RPTB instruction should remain as is because you still want to generate 185 outputs.

Build, Simulate, Verify

- 13. Build your project
- 14. Run the code and verify that results are being written to y. Debug as necessary. Once you think the code is running properly, graph your results.

Note: If, for some reason, you are not able to use symbolic debugging, check your assembler options to see if -g is in your switches.

- 15. When you have a clean graph of the filtered sine wave, profile the FIRS routine. Set the first profile-point on the CALL to your firs routine and the 2nd profile-point on the next instruction in the main routine. Write down your cycle count on the sheet provided. It should be around 3145 cycles. Was your cycle count less using FIRS than MAC? Why?
- 16. If you're done with LAB8A and you still have some time, move on to LAB8B...

LAB8-B Procedure

If you make any changes to LAB8A. ASM or LAB8A. CMD, first copy the files to LAB8B. ASM and LAB8B. CMD. Answers to the following questions are either contained in the on-line documentation or via your instructor.

- 1. Write the kernel to find the minimum value in the x[200] array. Rewrite it the kernel to find the maximum.
- 2. Edit the "max" kernel to also determine WHICH value was the maximum. In other words, you must find a way to determine the index (from the base x) that locates the max value.
- 3. Implement an asymmetric FIR using the FIRS instruction. There are several possibilities, but none that are simple.



Solutions

	.mmreg .def s	s tart		
STKLEN	.set	100		
a	.usect	"coeffs",16,1		
У	.usect	"result",200		
BOS	.usect	"STK", STKLEN		
	.sect	"init"		
table	.int 7	FCh,7FDh,7FEh,7FFh		
	.int 8	00h,801h,802h,803h		
	.int 8	03h,802h,801h,800h		
	.int 7	FFH,7FEH,7FDH,7FCH		
	.sect	"indata"		
х	.copy	"in6.dat"		
	.sect	"code"		
start:	STM	#BOS+STKLEN,SP	;setup stack pointer	
	STM	#0,SWWSR	;set ext'l wait state to zero	
	LD	#0,DP	;set SST bit (saturate on store)	
	ORM	#1,@PMST		
	SSBX	FRCT	;set FRCT bit (fractional mode)	
	RSBX	OVM	<pre>;clr OVM bit (overflow mode)</pre>	
	SSBX	SXM	<pre>iset SXM bit (sign extension)</pre>	

;	CALL	copy fir	
here:	в	here	
copy:	STM	#a,AR1	;setup AR1
	RPT	#15	;copy 16 values
	MVPD	#table,*AR1+	
	RET		return
	.asg	AR2, TOP	
	.asq	AR3, BOTTOM	
	.asg	AR4, RESULTS	
fir:	STM	#184,BRC	
	STM	#x+15,BOTTOM	;setup ARs for MAC
	STM	#x,TOP	
	STM	#y,RESULTS	
	STM	#-8,AR0	
	RPTB	done-1	
	ADD	*TOP+,*BOTTOM-,A	;prime FIRS w/add of two data values
	RPTZ	в,#7	<pre>;execute FIRS 8 times (16 products)</pre>
	FIR	S *TOP+,*BOTTOM-,#table	
	MAR	*TOP+0	
	MAR	*+BOTTOM(#10)	
	STH	B,*RESULTS+	;store result

/* file I/0) and options	*/		
vectors.ob	i i	,		
lab8a.obj				
-m lab8a.ma	ар			
-o lab8a.ou	ıt			
-e start				
MEMORY {				
PAGE 1:	/* Data mem	ory */		
SPRAM:	org = 00060h,	len =	00020h	
DARAM:	org = 00080h,	len =	00400h	
PAGE 0:	/* Program	memory	*/	
EPROM:	org = 0F000h,	len =	00F80h	
VECS:	org = 0FF80h,	len =	00080h	
}				
SECTIONS				
{ coeffs	:> SPRAM	PAGE	1	
result	:> DARAM	PAGE	1	
indata	:> DARAM	PAGE	1	
STK	:> DARAM	PAGE	1	
code	:> EPROM	PAGE	0	
init	:> EPROM	PAGE	0	
vectors	:> VECS	PAGE	0	
}				

Additional Information

LMS Loading



Codebook Search





Viterbi Decoding





Determining Metrics

ABDST Xmem, Ymem : Absolute Distance B += AH AH = Xmem - Ymem
B += AH AH = Xmem - Ymem
AH = Xmem - Ymem
AH = Xmem - Ymem
SQDST Xmem, Ymem : Square Distance
$B + = AH^2$
AH – Vmom Vmom
AH = Ameni - I meni

Polynomial Evaluation





DSP54.9 - 2

Introduction

Handling interrupts in a timely fashion is what makes a system real-time. You need to know what to set up, how interrupts are recognized and what to do when an interrupt is taken. It is not difficult, but you must complete each step in the process.

Learning Objectives

Objectives

- Identify <u>interrupt sources</u>.
- Identify the requirements for <u>interrupt recognition</u>.
- Describe the <u>sequence of events</u> during an interrupt.

Module Topics

Managing Interrupts	
Module Topics	
Interrupt Timeline	
Interrupt Locations	
Creating VECTORS.ASM	
Interrupt Mask Register	
Global Interrupt Bit	
Interrupt Sources	
Interrupt Recognition	
Interrupt Flag Register	
Post Interrupt Hardware Sequence Context Saves and Restores Return Instructions	
Nesting Interrupts	
Relocating the Vector Table	
Software Interrupts	
Hardware State on Reset	
The Timer	
Review	
LAB9 – Managing Interrupts	9-19
LAB9A - Procedure File Management Edit VECTORS . ASM , LAB9A . ASM Verify that Interrupts Work Modify Block FIR Code	
Verny Results	
Solutions	

Interrupt Timeline

	Interrupt Timeline	
I N I T	 Select interrupt sources Create interrupt vector table Enable individual interrupts Enable Global Interrupts 	
C P U	 5. Valid signal 6. Flag bit set 7. Int enabled? → branch to ISR 	
I S R	 8. Context save/ISR/context restore 9. Return to main program 	DSP54.9 - 3

Interrupt Locations

1. '	C5409 In	terru	pt Locations
Interrupt	Offset (Hex)	Priority	Description
RS	00	1	Reset
NMI	04	2	Nonmaskable Int
SINT17-30	08-3C		S/W Int 17-30
INT0	40	3	Ext'l Int #0
INT1	44	4	Ext'l Int #1
INT2	48	5	Ext'l Int #2
TINT	4C	6	Timer Int
BRINT0	50	7	McBSP #0 Rcv Int
BXINT0	54	8	McBSP #0 Xmt Int
BRINT2/DMAC0	58	9	McBSP #2 Rcv Int/DMA Ch0 Int
BXINT2/DMAC1	5C	10	McBSP #2 Xmt Int/DMA Ch1 Int
INT 3	60	11	Ext'l Int #3
HINT	64	12	HPI Int
BRINT1/DMAC2	68	13	McBSP #1 Rcv Int/DMA Ch2 Int
BXINT1/DMAC3	6C	14	McBSP #1 Xmt Int/DMA Ch3 Int
DMAC4	70	15	DMA Ch4 Int
DMAC5	74	16	DMA Ch5 Int
Reserved	78-7F		Reserved DSP54.9-4

Different devices may have different interrupt tables. Be sure to check your documentation.

Creating VECTORS.ASM



Remember that each location is at a specific address. You must make sure that you precisely locate each vector at the proper address.

Unused vectors can present interesting ways to cost yourself debugging time. If, for example, the solder joint that ties INT2 to a pull-up has a crack in it and the interrupt vector for INT2 contains NOPs ... one day that crack will open, INT2 might get taken and the CPU would execute the NOPs and succeeding code. This probably wouldn't be what you expected!

Interrupt Mask Register



Global Interrupt Bit



The IMR is "the big switch" for interrupts.

Interrupt Sources



Since NMI doesn't save the state of INTM and it can interrupt main code, ISRs and itself, where to return to can become ambigous.



Interrupt Recognition



Interrupt Flag Register



Notice that the IMR and IFR are identical in layout. That makes coding a little easier.

Post Interrupt Hardware Sequence

CPU Action	Description
$1 \rightarrow \overline{\text{INTM}}$	Disable global interrupts
$PC \rightarrow *(SP)$	Push PC onto predecremented stack
$Vector(n) \rightarrow PC$	Load PC with int. vector "n" address
$0 \rightarrow \overline{\text{IACK}}$ pin	IACK signal goes low
$0 \rightarrow IFR(n)$	Clear corresponding interrupt flag bit

The CPU does these things automatically.

Context Saves and Restores

Instruction		Description	
PSHM	mmr	Push MMR onto StackSP - 1 \rightarrow SP	
POPM	mmr	Pop from Stack to MMR SP + 1 \rightarrow SP	
PSHD	Smem	Push Data memory value onto Stack SP - $1 \rightarrow SP$	
POPD	Smem	Pop top of Stack to Data memory SP + 1 \rightarrow SP	
FRAME	К	Modify Stack Pointer SP + K \rightarrow SP	

Then, since you have no idea when or where this routine may run, you should save all registers you touch, especially STO and 1 which contain important information about the processor state.

Return Instructions

Instruction	Actions		Cycles	
DETIDI	*(SD) > DC	→ PC	RET	5
KE I [D]	$*(SP) ++ \rightarrow PC$		RETD	3
DETERDI	$*(SP) ++ \rightarrow PC$		RETE	5
KE I E[D]	$0 \rightarrow IN'$	ГМ -	RETED	3
DECEDI	$RTN \rightarrow PC$	ГM	RETF	3
	$^{\circ}$ $^{\circ}$ $^{\circ}$ $^{\circ}$ $^{\circ}$ $^{\circ}$ $^{\circ}$ $^{\circ}$	1 1/1 -	RETFD	1
<u>Using RETF[D</u> ♦ 3-cycle ISR	L RINTO:	RETFD MVKD NOP	DRR0,*AR7+%	

RETF depends on the RTN register. RTN will contain the last PC pushed to the stack, so you can't do any CALLs or nest any ISRs and still use RETF.

Nesting Interrupts

	Nested 1	Interrupts
PSHM STM RSBX	IMR #5,IMR INTM	Save IMR Enable only Interrupts 0 and 2 Enable Interrupts
; Nestable	ISR	
SSBX POPM RETE	INTM IMR	Disable Interrupts INTM - =1 Restore IMR value
		DSP54.9 - 16

In this example we are only allowing two interrupts to interrupt this ISR. These ISRs might need to be specially written with the knowledge that they are nested.

Relocating the Vector Table



This is especially useful for bootloads where the interrupt vector table is contained in factory programmed ROM. Chances are that it does not contain the code you'd like. Since you can't reprogram the ROM yourself (without \$\$'s) you'll need to program the table in available OVLY space and then point IPTR to this location.

Software Interrupts

Software In	terru	pts
INTR	k	
TRAP	k	
RESET		
 k: interrupt number (see docu INTR = TRAP + disables INTN RESET instruction performs a except it does not set IPTR to a 	mentati ⁄I II tasks II 1's	on) that a h/w reset does
		DSP54.9 - 18

Operating systems make extensive use of software interrupts.

Hardware State on Reset

Hardware Reset				
<u>Math</u>	Memory			
$0 \rightarrow OVA/OVB/OVM$	0 \rightarrow OVLY, DROM			
$0 \rightarrow C16, ASM, FRCT$? $\rightarrow \text{MP}/\overline{\text{MC}}$			
$1 \rightarrow SXM,C$	$1FFh \rightarrow IPTR$			
Pins	<u>Misc</u>			
$1 \rightarrow XF$	$0 \rightarrow \text{BRAF}$			
$0 \rightarrow \texttt{CLKOFF}$	0 \rightarrow DP, CPL			
$0 \rightarrow \text{AVIS}, \text{HM}$	$1 \rightarrow INTM$			
A[x]: driven to FF80h, D[16]: high impedance An internal reset is sent to the peripherals. Seven CLKOUT cycles after RS- is released the				
processor will letter if (MIL OF FOUL			

The Timer



The timer is running on Reset.



It is usually not important to program TIM since you have no idea "when" you're programming it.

Review

Review

- 1. What are the interrupt sources?
- 2. How do you poll for interrupts?
- 3. What must you set up to respond to an interrupt?
- 4. What conditions affect interrupt latency?

DSP54.9 - 22
LAB9 – Managing Interrupts

Objective

The objective of this lab is to modify your assembly routine to be an ISR. An infinite loop will be interrupted at specific intervals by the timer and the ISR will write one new result each time. The lab requires you to set up the proper registers to enable interrupts and generate a timer interrupt as well as create an interrupt vector for the timer ISR.



LAB9A - Procedure

File Management

- 1. Create a project called LAB9A.
- 2. Copy LAB8A. ASM to LAB9A. ASM.
- 3. Copy LAB8A. CMD to LAB9A. CMD and modify as necessary.
- 4. Add the appropriate files to your project. Double check your tool options and project options to make sure they are set as you like.

Edit VECTORS.ASM, LAB9A.ASM

- 5. Open VECTOR9.ASM and copy the contents to your clipboard. Open VECTORS.ASM for editing and paste the contents of the clipboard after your code. Delete the first few lines of the pasted information to make sure you have 4 AND ONLY 4 words in each vector. How many words is a "B start" instruction? Modify this file to invoke your block FIR routine as an ISR based on the occurrence of TINT. Make sure the label fir is visible to your program. Save your work. Close VECTOR9.ASM.
- 6. Open LAB9A.ASM for editing. Modify your code to make fir visible to VECTORS.ASM. Just before your call to the fir routine, write the necessary instructions to set up the timer with the following values:

TCR = 30h (auto-reload TIM/PSC and stop timer)

PRD = 30h

TCR = 20h (start timer)

- 7. Below your timer setup code (prior to the call to fir), write the necessary instructions to respond to the timer interrupt (TINT). Also, write an instruction to clear any pending interrupts prior to turning on global interrupts. This is a good programming practice just in case a spurious interrupt occurred between reset and enabling global interrupts. If one did occur, as soon as you enabled INTM-, you'd service the interrupt.
- 8. Comment out or remove the call to fir.
- 9. Replace your infinite loop "here: B here" with the following instructions:

main: ADD #1,A ADD #1,B B main

This will be the endless loop that gets interrupted to run your fir ISR.

Verify that Interrupts Work

- 10. Build LAB9A. You have not modified the block FIR routine yet to actually give you correct results, but you must ensure that interrupts are working properly before taking this step.
- 11. Set a breakpoint on the label at the beginning of your fir routine. Then type RUN or click the Run button on the vertical toolbar to run your code. Does the simulator stop at your *fir* routine? If not, interrupts are NOT working. Debug, rebuild and re-simulate until the debugger stops at *fir*. There is no other way for the code to find your *fir* routine except via the interrupt. Once you have guaranteed that your interrupt setup code is working correctly, you can now modify the *fir* routine itself.

Modify Block FIR Code

- 12. Now that your interrupt setup code is working, you can make a few more modifications to the FIR code. We want the ISR to write one (1) result each time the interrupt occurs. Also, we want to re-enable interrupts when returning from the ISR.
- 13. Remove the breakpoint.
- 14. Delete or comment out the RPTB instruction and RPTB loop setup code.
- 15. Modify the RET instruction to use "return from an ISR".
- 16. Do not concern yourself with context save/restore yet. You might have noticed that the main routine that is interrupted is using accumulators A and B and you are likely overwriting these registers in the ISR. This is a no-no that we'll fix in LAB9B.
- 17. What else needs to change? Two issues are left: (1) how do you ensure that only 185 results will be written? Somehow, we need to turn off interrupts when 185 of them have been taken.
 (2) the setup code for *fir* will be run each time the interrupt occurs. This won't work because the pointers will be reset each time the ISR is invoked. Let's solve the 2nd problem first. The first issue has been left for LAB9B (if you make it that far...)
- 18. Change your *fir* label to point to the first math instruction (the first ADD if you're using FIRS or the first multiply if you're not using FIRS). Use another label at the top of the *fir* setup code and place a RET instruction at the end of this setup code. Just before your timer setup code, write a call to the fir setup code. Now, the setup code will only be executed once.

Verify Results

- 19. Build LAB9A. Set a breakpoint on the STH instruction at the end of your ISR (the store to *y*). Set your memory window to view the contents of memory starting at the address of *y*. Hit the Run button a few times and see the results being written to *y*. Does it look correct? If not, debug, rebuild and simulate.
- 20 . When you think your code is working correctly, remove your breakpoint and reset the simulator. On the command line type: RUN 4000
- 21. This will generate ~185 outputs. Graph your results.
- 22. If you're done with LAB9A and you still have some time left, move on to LAB9B.

LAB9-B Procedure

- 1. Open LAB9A.ASM for editing.
- 2. Determine a way to STOP recognizing interrupts when exactly 185 results have been written to *y*. Run your code (NOT using RUN 4000) and verify it worked. Explain your method to the instructor.
- 3. Now, add the proper context save/restore code to your ISR. Any registers you use or modify in the fir code should be pushed to the stack and then popped just before you return. You might want to put the save of ST0 and ST1 inside the Timer Interrupt Vector. Don't forget to use BD and .mmregs.
- 4. How will you deal with the AR registers used in the math code that need to keep updating each time the ISR is executed? Write the code and verify your results. Explain your solution to the instructor.
- 5. If you've gotten this far, you're hot. Change your code to respond to INT3- instead of TINT.
- 6. If you've gotten here, you're REALLY hot. Write your ISR in C and verify your results.



DSP54.9 - 23

Solutions

Review

 What are the interrupt sources? Reset, NMI, Timers, Serial Ports, DMA, External, Software
 How do you poll for interrupts? Test the appropriate bit in IFR, then branch to ISR if TC set
 What must you set up to respond to an interrupt? INTM-, IMR, SP and a vector
 What conditions affect interrupt latency? Higher priority interrupts, IMR_{bit}=0, processor is in hold mode, INTM = 1, memory speed, Not READY, ...

	mmrega	2			
	.def st	tart,fir			
STKLEN	.set	100			
a	.usect	"coeffs",16,1			
У	.usect	"result",200			
BOS	.usect	"STK",STKLEN			
	.sect	"init"			
table	.int 71	FCh,7FDh,7FEh,7FFh			
	.int 800h,801h,802h,803h				
	.int 80	03h,802h,801h,800h			
	.int 71	FFH,7FEH,7FDH,7FCH			
	.sect	"indata"			
х	.copy	"in6.dat"			
	.sect	"code"			
start:	STM	#BOS+STKLEN,SP	;setup stack pointer		
	STM	#0,SWWSR	;set ext'l wait state to zero		
	LD	#0,DP	;set SST bit (saturate on store)		
	ORM	#1,@PMST			
	SSBX	FRCT	;set FRCT bit (fractional mode)		
	RSBX	OVM	<pre>;clr OVM bit (overflow mode)</pre>		
	SSBX	SXM	;set SXM bit (sign extension)		



fir:	PSHM	AL	;context save
	PSHM	AH	
	PSHM	AG	
	PSHM	BL	
	PSHM	BH	
	PSHM	BG	
	ADD	*TOP+,*BOTTOM-,A	;prime FIRS w/add of two data values
	RPTZ	в,#7	<pre>;execute FIRS 8 times (16 products)</pre>
	FIRS	*TOP+,*BOTTOM-,#table	
	MAR	*TOP+0	
	MAR	*+BOTTOM(#10)	
	STH	B,*RESULTS+	;store result
	POPM	BG	;context restore
	POPM	BH	
	POPM	BL	
	POPM	AG	
	POPM	AH	
	POPM	AL	
	POPM	ST1	;pushed in vectors.asm
	POPM	ST0	
done:	RETE		;return from interrupt

	dof	~ ~ ~	
	.ref	start,fir	
	.sect	"vectors"	
rsv:	в	start	
	RETE		
	RETE		
	RETE		;Non-maskable Interrupt Vector
	RETE		
	RETE		
	RETE		
	RETE		;Software Interrupt 18 Vector
	RETE		
	RETE		
	RETE		
	BD	fir	;Timer Interrupt Vector
	PSHM	ST0	
	PSHM	ST1	

Setting Up and Using Peripherals

Introduction

Advanced C54x devices have some combination of the following three peripherals on them; the DMA, the EHPI and the McBSP. In this module we'll step through the capabilities of each and delve into getting them set up for use.

Learning Objectives



Module Topics

Setting Up and Using Peripherals10-1			
Module Topics			
The DMA			
Registers			
Throughput			
Example			
Other DMA Issues			
The McBSP			
Capabilities			
Example			
Sample Rate Generator			
Multi-Channels			
Example			
Other McBSP Capabilities			
The EHPI			
EHPI Operation			
Other EHPI Issues			
Some Additional Information			
Setting Up a DMA Transfer			

The DMA





Registers







Throughput



Example



Other DMA Issues



The McBSP





Capabilities



Example



Sample Rate Generator



Multi-Channels



Example



Other McBSP Capabilities



The EHPI





EHPI Operation



Other EHPI Issues





Some Additional Information

DMA Channels and Registers				
♦ Glob	al Registers			
DMEDC	DMA Channel Enable Control			
♦ Chai	nnel Registers(0-5)			
DMCCR	Channel Control Register			
DMCCR2	Channel Control Register 2			
DMMDP	Main Data Page for src/des addr.			
DMDRC	Source Address Register			
DMDST	Destination Address Register			
DMEC	Element Count Register			
DMFC	Frame Count Register			
DMEIDX	Element Index Register			
DMFIDX	Frame Index Register			
	DSP54.10 - 24			

Setting Up a DMA Transfer





Introduction

The most important aspect of using C in a Digital Signal Processor is mixing assembly into the C runtime environment Parameter passing and register usage will be covered as well.

Learning Objectives



Module Topics

Mixing C and Assembly	
Module Topics	11-2
The C Run-time Environment	
C Linker Command File	
Compiling and Linking	
The C Environment	
Status Register Expectations	
Func.ASM	
Passing Parameters	11-6
Accessing MMRS	
Interrupts	
Numerical Types	
C Optimization Levels	
Other C Stuff	
LAB11 – Mixing C and Assembly	
Objective	
LAB11A - Procedure	
Edit LAB11A . ASM	
Build and Simulate	
LAB11B – Procedure	
Solutions	

The C Run-time Environment



C Linker Command File

	CI	LINKE	erC	om	m	and Flie	
MEMORY							
{PAGE 0:							
VECS:	org	$= 0 \times FF8$	30,	len	=	00080h	
EPROM:	org	$= 0 \times F00$	00,	len	=	00F80h	
PAGE 1:							
DARAM:	org	$= 0 \times 008$	30,	len	=	04000h	
CROM:	org	$= 0 \times 800$	50,	len	=	01000h }	
SECTIONS	{						
text:	>	EPROM	PAGE	0	/*	code	*/
.cinit:	>	EPROM	PAGE	0	/*	global inits	*/
.bss:	>	DARAM	PAGE	1	/*	variables	*/
stack:	>	DARAM	PAGE	1	/*	for SP	*/
vectors	>	VECS	PAGE	0	/*	vectors	*/
.const	>	CROM	PAGE	1	/*	const int x=25;	*/
.switch	>	EPROM	PAGE	0	/*	for case stmts	*/
.sysmem	>	DARAM	PAGE	1	/*	heap, dynamic mem	*/
}							

Compiling and Linking



The C Environment



Status Register Expectations

STx Bits	Name	Presumed Value	Modified
ARP	Auxiliary Reg Ptr	0	Yes
ASM	ACC shift mode		Yes
BRAF	Block Rpt Active Flag		No
С	Carry bit		Yes
C16	Dual 16-bit math	0	No
CMPT	Compatibility mode	0	No
CPL	Compiler mode	1	No
FRCT	Fractional mode	0	No
OVA/B	ACC Overflow flags		Yes
OVM	Overflow mode	0	*
SXM	Sign-extension mode		Yes
SMUL	Saturate/multiply		*
TC	Test Control flag		Yes

Func.ASM



Passing Parameters





Accessing MMRS



Interrupts







Numerical Types



C Optimization Levels

C Optimization Levels			
Level 0	 allocates variables to registers simplifies expressions eliminates unused code 		
Level 1 "0" +	 removes unused assignments and common expressions single function (local) optimizations 		
Level 2 "1" +	 performs loop optimizations/unrolling multi-function (global) optimizations		
Level 3 "2" +	 removes unused functions in-lines calls to small functions can perform multi-file optimizations using project mode (assertions) other options available with Level 3 		
optim	ization levels are set via CCS build options DS	P54.11 - 16	

Other C Stuff



LAB11 – Mixing C and Assembly

Objective

In this lab we'll be changing one of out previous assembly language files to be C callable. Pay careful attention to the passing of parameters in the A accumulator and on the stack

LAB11A - Mixing C and ASM
1. Review the given file: MAIN11A.C
2. Modify block FIR routine to be C callable
3. Review/modify given linker command file
4. Build, profile and verify operations
Time: 75 minutes
DSP54.11 - 18

LAB11A - Procedure

- 1. Create a new project called LAB11A.
- 2. Copy LAB6A.ASM to LAB11A.ASM and add it to the project.
- 3. Add and inspect the given files below to the project:
 - LAB11A.CMD
 - MAIN11A.C
 - CVECTORS.ASM
- 4. IN11.H is included in the C routine and does not need to be added to the project

Edit LAB11A.ASM

- 4. Make the following changes to LAB11A.ASM:
 - Remove the allocations for *a*, *x*, *y* and the stack. MAIN11A.C and BOOT.ASM take care of these allocations for you.
 - Define an entry label for the assembly file using .def _fir
 - Reference *a* and *x* using .ref _*a*, _*x*
 - Change the entry label from start to _fir. This is where you want your fir code to start when MAIN11A.C calls it.
 - Remove the stack allocation instructions.
 - Change your .sect "code" to .text. C places all code in the .text section. Reference LAB11A.CMD (the "code" section is not linked).
 - Remove the copy routine, . copy of in6.dat, stop conditions and all calls.
 - Remove the allocation for the init section as well as table[16]
- 5. After the _fir label, you need to write some code to access the parameters on the stack. Before writing any code, draw a picture of what the stack looks like prior to calling your assembly routine. If you'd like, comment this in your assembly routine and refer to as you write your code. Your diagram should look something like this: When _fir is called, the stack and accumulator look like this:

Return Address	← SP
Results	
&y	
AL = TAPS	
6. So, the stack pointer (SP) points to the return address PC. An offset of +ONE from SP is the parameter RESULTS which needs to be loaded into BRC. An offset of +TWO from SP is the address of *y* which needs to be loaded into ARn (whichever AR you used to store the results).

Note: Please note that if you have pushed any registers (like ST0 or ST1), you will need to modify the picture of the stack as well as the following instructions.

- 7. Now, perform the following instructions to load the correct registers from the stack:
 - STLM A, BK ; load BK with TAPS
 - MVDK *SP(1), *(BRC) ; load BRC with #RESULTS-1
 - MVDK *SP(2), *(AR1) ; load ARn with the address of y

Make sure you remove the STM to the result AR register in your code as well as the STMs to BK and BRC.

- 8. Inside your _fir routine, you set the FRCT bit to use fractional mode. C expects FRCT=0, so you must RSBX FRCT before returning. Change your done: label to set FRCT to zero, then follow this instruction with a return.
- 9. Change any references to *a* or *x* to _*a* and _*x*.
- 10. Note: in a normal subroutine, you would want to make the single repeat and the pointer wrap based upon the passed parameter TAPS. To make it easy on yourself (to start with), simply hard code the values into the single repeat and pointer wrap. Then, once you get your code working, go back and make the necessary changes to the assembly routine.

Build and Simulate

11. Because we're now working with C, we'll need to check the settings for the C compiler. On the menu bar click:

Project \rightarrow Options

Under the Compiler tab change -g to -gks in the command line switches box on the top. This will keep the assembly file from the compilation so we can inspect it. Make sure you have Load Program after Build checked under Options \rightarrow Program Load.

- 12. Build the project. Remember that you can double-click on any error to immediately go to it.
- 13. When the build and load are complete, reset your system. You should see B _c_int00 in the CVECTORS.ASM source file.
- 14. Type: go main on the command line. This will run through the C initialization routine in BOOT. ASM and stop at the main routine in MAIN11A.C.

- 15. Single step and check to make sure the proper values are loaded onto the stack in the proper order prior to the call to fir (). Then single step through your assembly code and ensure that these parameters are loaded into the proper registers. If all of this works properly, double check your math code. If everything looks good, hit the Run button. You do not need to set a breakpoint, because your assembly routine will return back to main and the execution will stop at the C exit routine which is an infinite branch. Graph your results.
- 16. We don't have much C code here to optimize, but let's see how you use the optimizer ...
- 17. Under Project → Options, under the Compiler tab click on Optimizer in the Category box. Let's go ahead and pick Level 3 File in the Level box. Run your code and graph your results.
- 18. You are now done with LAB11A. Congrats.

LAB11B – Procedure

As an alternative to processing the entire block in one call, let's decide to use the C language INTERRUPT capabilities and process another output EACH time a new input sample comes from the ADC.

- 1. Setup the INTERRUPT prototype to call the RINT ISR.
- 2. Place your FIR code in a subroutine. Call that subroutine with a CALL using the index of the latest sample that became available.
- 3. See LAB11B files in the solutions directory to see how this works.

Solutions



; stac	c looks li	ike this upon ent	ry to this asm routine:			
;						
;	RET_ADD	R < SP				
;	RESULTS					
;	ŵΥ					
;						
;						
;						
;	AL = TAPS					
	.mmregs .def _f	ir				
	.mmregs .def _f .ref _a	ir ,_x				
	.mmregs .def _f .ref _a .text	ir ,_x				
_fir:	.mmregs .def _f .ref _a .text STLM	ir ,_x A,BK	;load BK with TAPS (16)			
_fir:	.mmregs .def _f .ref _a .text STLM MVDK	ir ,_x A,BK *SP(1),*(BRC)	;load BK with TAPS (16) ;load BRC with RESULTS (185)			
_fir:	.mmregs .def _f .ref _a .text STLM MVDK MVDK	ir ,_x ^A,BK *SP(1),*(BRC) *SP(2),*(AR1)	;load BK with TAPS (16) ;load BRC with RESULTS (185) ;load ARn with &y			
_fir:	.mmregs .def _f .ref _a .text STLM MVDK MVDK LD	ir ,_X A,BK *SP(1),*(BRC) *SP(2),*(AR1) #0,DP	;load BK with TAPS (16) ;load BRC with RESULTS (185) ;load ARn with &y ;set SST bit (saturate on store)			
_fir:	.mmregs .def _f .ref _a .text STLM MVDK MVDK LD ORM	ir ,_x A,BK *SP(1),*(BRC) *SP(2),*(AR1) #0,DP #1,@PMST	;load BK with TAPS (16) ;load BRC with RESULTS (185) ;load ARn with &y ;set SST bit (saturate on store)			
_fir:	.mmregs .def _f .ref _a .text STLM MVDK MVDK MVDK LD ORM SSBX	ir ,_X *SP(1),*(BRC) *SP(2),*(AR1) #0,DP #1,@PMST FRCT	;load BK with TAPS (16) ;load BRC with RESULTS (185) ;load ARn with &y ;set SST bit (saturate on store) ;set FRCT bit (fractional mode)			
_fir:	.mmregs .def _f .ref _a .text STLM MVDK MVDK LD ORM SSEX RSBX	ir ,_x A,BK *SP(1),*(BRC) *SP(2),*(AR1) #0,DP #1,@PMST FRCT OVM	<pre>;load BK with TAPS (16) ;load BRC with RESULTS (185) ;load ARn with &y ;set SST bit (saturate on store) ;set FRCT bit (fractional mode) ;clr OVM bit (overflow mode)</pre>			

DSP54.11 - 22

LAB11A.ASM - Solution (continued)

	STM STM STM	#1,AR0 #_a,AR2 #_x,AR3	;setup ARs for MAC
	RPTB MPY RPT MAC	done-1 *AR2+0%,*AR3+,A #14 *AR2+0%,*AR3+,A	;1st product ;mult/acc 15 terms
	MAR STH	*+AR3(-15) A,*AR1+	;store result
done:	RSBX RET	FRCT	;return



Introduction

Hooking up memory and peripheral devices, programming wait states, relocating code, setting up the clock ... these seemingly small items can end up being show-stoppers. In this module we'll take a look at these topics and others so we can smoothly transition our software to a real live system.

We've taken a different approach in this module from the rest of the workshop. Here we've attempted to cover every single topic that someone implementing a DSP system might care about. Obviously there are things that fall outside the scope of this, like choice of algorithm, sampling rates, etc.

There is a lot of detail in this module, probably too much to cover in depth and still stay awake. Your instructor will point out the major decisions and why they were made. Your implementation will be different, but you will still have to go through a similar process.

Module Topics

Making a C54x System Work	
Module Topics	
Introduction	
The Hardware	
Power Considerations	
The Clock	
Memory	
The Analog Interface Circuit (AIC)	
Connecting Unused Pins	
JTAG	
Hardware Troubleshooting	
The Firmware	
Initial Clock Frequency	
Programming The PLL	
PLL Setup Code	
Wait States	
Waitstate Setup Code	
Bank Switch Control	
BSCR Setup Code	
McBSP/AIC Equations	
Setting Up McBSP0	
McBSP Setup Code	
Setting Up The AIC	
AIC Setup Code	
Setting Up The DMA	
Data I/O	
TImeline Analysis	
DMA Setup Code	
Turning On The Hardware Code	
The Software	
Link.cmd and Vectors.asm	
The Hardware Setup and The FIR Code	
The Bootloader	
HEX500	
IDLE	
Power Management Hints	
BIOS and RTA	
Need More Information?	
Additional Analog Information	

Introduction



Throughout this module we will use the [Project] in the title of the slide to identify where we have made specific choices for our design project. Other slide may include more general information about concepts or selections that the 5402 may not possess.

The Hardware



Power Considerations



The following pages on the TI web site have excellent selection charts for this and other parts:

www.ti.com/sc/select

www.ti.com/sc/docs/products/msp/index.htm



The Clock



The selection of the clock is driven by a number of factors: PLL options, CPU speeds desired, system circuitry requirements and others. Your system may require more than one clock source to meet all of your goals.

Memory



This type of FLASH contains the programming algorithm as an internal state machine. Your code will need to reflect knowledge of the specific algorithm your selected FLASH implements. You can of course use EPROM, ROM, RAM or any other kind of asynchronous memories for both program and data space. You will need to initialize volatile memories if your code maps initialized sections in them.



The Analog Interface Circuit (AIC)



A simple low-pass RC network on the input limits inputs to the Nyquist rate. An RC smoothing filter on the output should also be implemented.



Any circuit with mixed signals (digital and analog) should implement separate digital and analog grounds to reduce noise. Bring these grounds together at one and only one point. Failure to do so will result in ground loop currents between the connections, higher system noise levels and lower effective resolution.



Connecting Unused Pins



CMOS type inputs without a pull-up or pull-down will assume some intermediate voltage. System noise will cause them to go above and below the switching levels causing "chatter" and wasting power.

JTAG



JTAG connections MUST be clean and free of noise. Failure to provide good connections for the emulator results in significant headaches for the designer.

Hardware Troubleshooting



The Firmware

Part II - Software Part of the Hardware

Configuring the Hardware Via Software:

- ♦ Set initial clock frequency and programming the PLL
- ◆ Set up software and hardware wait states, bank switching
- ♦ Determine bit settings for all peripherals: McBSP, AIC, DMA
- Write code to program the peripherals

DSP54.12 - 15

Initial Clock Frequency



See your devices datasheet for its clock mode selections.

Programming The PLL



PLL Setup Code



Wait States



When PSn/MSCn = 0, READY = 1, adds 1ws to SWWS

Used when >14 wait states required, >2 speeds of memory or variable

2-14 SWWS: MSC (Micro State Complete) pin indicates end of the last SWWS to trigger addition of hardware wait states if required.

Hardware wait is completed by a high signal input into the READY pin. READY is sampled on falling CLKOUT1 (mid-cycle) and is *not* sampled

READY

0-1 SWWS: hardware wait-states do not apply

٠

٠

٠

wait-states exist.

before MSC falls.

DSP54.12 - 20

Waitstate Setup Code



Bank Switch Control

	Bank Switch Control								
BSCR	15 BNK	12 CMP	11 PS-DS	10 R	eserved	3 1	2 HBH	1 BH	0 EXIO
BNKCM 0 0 1 0 1 1 1 1 1 1	IP value 0 0 0 0 1 1 * Bank * Table • Use c * 1 cyce	Ban é 3 1 s: ade e appli only sp le pen	k Size 4K 2K 6K 8K 4K d 1 wait s ies to extra ceffied v alty for c	 	EXIO: e BH: bus EXIO/BJ HBH: H PS-DS: BNKCM when cros program of BNKC	xtern hold H=1, PI b 1ws IP: E ssing and CMP m pa	nal interfa (1=hold) memory us hold (1: added wh Bank Com boundary data spac	ce off (1 inputs d =hold) en chan pare (se / es C is mod	l=off) lon't toggle ging PS-DS e table) ified)
									DSP54.12 - 22

BSCR Setup Code



McBSP/AIC Equations



Setting Up McBSP0

Reg	Bit(s)	Name	Description	Value	Note
SPCR10	15	DLB	Digital Loopback on/off?	0	off
SA-00h	14-13	RJUST	Right justify in DRR?	10	left justify
	12-11	CLKSPP	Clock Stop mode (SPI)	00	no SPI
	10-8	[rsvd]	[reserved]	00	
	7	DXENA	Enable DX delay?	0	no delay
	6	ABIS	A-BIS mode (any bit delay)	0	none
	5-4	RINTM	Rcv interrupt mode	00	interrupt on RRDY
	3-1		Error/status fields	000	not used
	0	RRST	Receiver reset	0	keep in reset
				4000h	FINAL VALUE
SPCR20	15-10	[rsvd]	[reserved]	000000	
SA-01h	9	FREE	Run free w/EMU stop?	0	not FREE running
	8	SOFT	Finish current word?	1	yes
	7	FRSTn	FS logic reset?	0	yes
	6	GRSTn	SRGR reset?	0	yes
	5-4	XINTM	Xmt interrupt mode	00	interrupt on XRDY
	3-1		Error/status fields	000	not used
	0	XRST	Transmit reset	0	keep in reset
				0100h	FINAL VALUE

Reg	Bit(s)	Name	Description	Value	Note
PCR0	15-14	[rsvd]	[reserved]	00	
SA-0Eh	13	XIOEN	DX: GPIO?	0	DX normal
	12	RIOEN	DR/CLKS GPIO?	0	DR/CLKS normal
	11	FSXM	FSX in/out?	0	in: gen'd by AIC
	10	FSRM	FSR in/out?	0	in: gen'd by AIC
	9	CLKXM	CLKX in/out?	0	in: gen'd by AIC
	8	CLKRM	CLKR in/out?	0	in: gen'd by AIC
	7	[rsvd]	[reserved]	0	
	6	CLKS_STAT	value as GPIO	0	not used
	5	DX_STAT	value as GPIO	0	not used
	4	DR_STAT	value as GPIO	0	not used
	3	FSXP	FSX polarity	1	active low, AIC:FS
	2	FSRP	FSR polarity	1	active low, AIC:FS
	1	CLKXP	CLKX polarity	0	xmt on rising edge
	0	CLKRP	CLKR polarity	0	rcv on falling edge
				000Ch	FINAL VALUE
		PCRy	- Pin Control Register (M	AcBSPy)	

RCR10 SA-02h	15	[rsvd]	[reserved]		
	14-8 7-5 4-0	RFRLEN1 RWDLEN1 [rsvd]	Rcv Frame Length 1 Rcv Word Length 1 [reserved]	0 00h 010 00000	1 word/frame 16-bit
				0040h	FINAL VALUE
RCR20 SA-03h	15 14-8 7-5 4-3 2 1-0	RPHASE RFRLEN2 RWDLEN2 RCOMPAND RFIG RDATDLY	Rcv: 1/2 phases? Rcv Frame Length 2 Rcv Word Length 2 Rcv Compand mode Rcv Frame Ignore FSR-DR delay (0,1,2-bit)	0 00h 000 00 0 00	1 phase not used not used not used don't ignore no delay
				0000h	FINAL VALUE

VOD10		1 (41110	Description	Value	Note
VCKIO	15	[rsvd]	[reserved]	0	
SA-04h	14-8	XFRLEN1	Xmt Frame Length 1	00h	1 word/frame
	7-5	XWDLEN1	Xmt Word Length 1	010	16-bit
	4-0	[rsvd]	[reserved]	00000	
				0040h	FINAL VALUE
XCR20	15	XPHASE	Xmt: 1/2 phases?	0	1 phase
SA-05h	14-8	XFRLEN2	Xmt Frame Length 2	00h	not used
	7-5	XWDLEN2	Xmt Word Length 2	000	not used
	4-3	XCOMPAND	Xmt Compand mode	00	not used
	2	XFIG	Xmt Frame Ignore	0	don't ignore
	1-0	XDATDLY	FSX-DX delay (0,1,2-bit)	00	no delay
				0000h	FINAL VALUE



McBSP Setup Code

[Pro	oject] - Pi	rogram	ming the McBSP
;Reset/Pro SPO .set STM STM STM STM STM STM STM STM STM STM	gram McBSP0 039h #00h,SPSA0 #01h,SPSA0 #01h,SPSA0 #010h,SP0 #02h,SPSA0 #0040h,SP0 #03h,SPSA0 #0040h,SP0 #04h,SPSA0 #0040h,SP0 #05h,SPSA0 #0000h,SP0 #06h,SPSA0 #07h,SPSA0 #30FFh,SP3 #06h,SPSA0 #006h,SPSA0	;SPCR10 ;SPCR20 ;RCR10 ;RCR20 ;XCR10 ;XCR20 ;SRGR10 ;SRGR20 ;PCR0	 BDX0 DIN BDR0 DUT FSR/X0 SCLK SPSA0 holds "sub address" (0, 1, 2, 3,) "Value" written to 39h (McBSP0 only) McBSP1 (reset state): off RRST/XRST=0 (reset) Next, let's program the AIC
			DSP54.12 - 30

Setting Up The AIC

Reg	Bit(s)	Description	Value	Note
REG-all	15	0-write, 1-read	0	Write
	14-8	Register Number	xxh	Reg# to write to (01-04h)
REG 1	7	Software reset?	0	Reset
	6	Software power down	0	no power down
	5	INP/INM or aux as analog in	0	select INP/INM for ADC
	4	Pins to monitor, INP/INM	0	select INP/INM
	3-2	Monitor gain?	00	mute (no gain)
	1	Digital loopback ?	0	no loopback
	0	16-bit DAC mode ?	1	yes
				0101h FINAL VALUE
REG 2	7	Flag output value	0	don't care
	6	Phone mode	0	don't care
	5	Decimator FIR overflow flag	0	don't care
	4	16-bit ADC mode ?	1	yes
	3	Analog loopback ?	0	no
	2-0	[reserved]	000	
				0210h FINAL VALUE

REG 3 7-6 # slave devices ? 00 None 5-0 Frame sync delay timing 0312h rot used (FSI 0312h FINAL VALU REG 4 7 External sample clock y/n ? 0 no 6-4 Sample frequency select 000 Equation (N =
0312h FINAL VALI REG 4 7 External sample clock y/n ? 0 no 6-4 Sample frequency select 000 Equation (N :
REG 4 7 External sample clock y/n ? 0 no 6-4 Sample frequency select 000 Equation (N :
3–2 Analog input gain ? 00 0db gain 1–0 Analog output gain ? 00 0db gain 3 Analog loopback ? 0 no
0400h FINAL VALU

AIC Setup Code

[P	roject] -]	Program	mming the AIC
;McBSP0 Xm SP0 .set STM STM ;Program A CALL SSBX CALL STM CALL STM CALL STM CALL	tout of rese 039h #01h,SPSA0 #0101h,SPO LIC control re XSR_EMPTY XF #0101h,DXR XSR_EMPTY #0210h,DXR XSR_EMPTY #0312h,DXR XSR_EMPTY #0400h,DXR XSR_EMPTY	t, ;SPCR20 ;XRST=1 gisters ;CR-1 ;CR-2 ;CR-3 ;CR-4	 BDX0 BDR0 BDR0 BFSR/X0 BCLKR/X0 XF XF=1 enables communication with AIC (XF=0, disable) XSR_EMPTY polls XEMPTY bit to ensure value has been sent before sending next value XSR_EMPTY: LD #0, DP BIT #13, SP0 ;poll XEMPTY BC XSR_EMPTY, TC RET
RSBX	XF		Next? The DMA

Setting Up The DMA

Reg	Bit(s)	Name	Description	Value	Note
DMPREC	15	FREE	Run free w/EMU stop?	0	not FREE running
	14	[rsvd]	[reserved]	0	
	13	DPRC5	Ch5 priority? hi/low?	0	low
	12	DPRC4	Ch4 priority? hi/low?	0	low
	11	DPRC3	Ch3 priority? hi/low?	0	low (output to AIC)
	10	DPRC2	Ch2 priority? hi/low?	1	hi (input from AIC)
	9	DPRC1	Ch1 priority? hi/low?	0	low
	8	DPRC0	Ch0 priority? hi/low?	0	low
	7-6	INTOSEL	Interrupt selector	01	Select Ch2, Ch3, time
	5	DE5	Enable Ch5?	0	no
	4	DE4	Enable Ch4?	0	no
	3	DE3	Enable Ch3?	1	yes
	2	DE2	Enable Ch2?	1	yes
	1	DE1	Enable Ch1?	0	no
	0	DE0	Enable Ch0?	0	no
				044Ch	FINAL VALUE
	DMPH INTOS	REC - Channel SEL: '5402 ha channel to bits 7	l Priority and Enable Control is 3 choices for interrupt selec ls 2/3 and timer. Also forces I. 7/10/11 to TIMERI/CH2/CH3 wing these bits STAPT the t	Register tion, we cho MR/IFR respectively	se to use

Reg	Bit(s)	Name	Description	Value	Note
DMSRC2 DMDST2	15-0 15-0		16-bit Src Address (Ch2) 16-bit Dest Address (Ch2)	#DRR10 #80h	input buffer src input buffer dst
DMCTR2	15-0		16-bit Elem Count (Ch2)	#1Fh	32 elements/frame
DMSFC2	15-12	DSYN	Sync Event	0001	REVT0 (RRDY=1)
	11	DBLW	Double word?	0	no (16-bit element)
	10-8	[rsvd]	[reserved]	000	
	7-0	FRMCNT	Frame Count	02h	#frames = 3
				1002h	FINAL VALUE
DMMCR2	15	AUTOINIT	Auto init on/off?	1	yes
	14	DINM	DMA interrupts on/off?	1	on
	13	IMOD	When to gen interrupt	1	int @ end of frm/blk
	12	CTMOD	ABU/multi-frame mode	0	multi-frame
	11	[rsvd]	[reserved]	0	
	10-8	SIND	Source index	000	no modification (DRR
	7-6	DMS	Source space select	01	data space
	5	[rsvd]	[reserved]	0	
	4-2	DIND	Destination index	001	post increment (80h)
	1-0	DMD	Destination space select	01	data space
				0E045h	FINAL VALUE

Reg	Bit(s)	Name	Description	Value	Note
DMSRC3	15-0		16-bit Src Address (Ch3)	#2000h	output buffer src
DMDST3	15-0		16-bit Dest Address (Ch3)	#DXR10	output buffer dst
DMCTR3	15-0		16-bit Elem Count (Ch3)	#1Fh	32 elements/frame
DMSFC3	15-12	DSYN	Sync Event	0010	XEVT0 (XRDY=1)
	11	DBLW	Double word?	0	no (16-bit element)
	10-8	[rsvd]	[reserved]	000	
	7-0	FRMCNT	Frame Count	00h	#frames = 1
				2000h	FINAL VALUE
DMMCR3	15	AUTOINIT	Auto init on/off?	0	no
	14	DINM	DMA interrupts on/off?	0	off
	13	IMOD	When to gen interrupt	0	not used
	12	CTMOD	ABU/multi-frame mode	0	multi-frame
	11	[rsvd]	[reserved]	0	
	10-8	SIND	Source index	001	post increment (2000h
	7-6	DMS	Source space select	01	data space
	5	[rsvd]	[reserved]	0	
	4-2	DIND	Destination index	000	no modification (DXR
	1-0	DMD	Destination space select	01	data space
				0141h	FINAL VALUE

[Project] - DMA Setup (Misc, Reload)

Reg	Bit(s)	Name	Description	Value	Note
DMSRCP	6-0		7-bit Src Prog Page Addr	0h	not used
DMDSTP	6-0		7-bit Dest Prog Page Addr	0h	not used
DMIDX0	15-0		Element Index 0	0h	not used
DMIDX1	15-0		Element Index 1	0h	not used
DMFRI0	15-0		Frame Index 0	0h	not used
DMFRI1	15-0		Frame Index 1	0h	not used
DMGSA	15-0		Global Src Addr Reload	#DRR10	auto-init, Ch2 src
DMGDA	15-0		Global Dest Addr Reload	#80h	auto-init, Ch2 dst
DMGCR	15-0		Global Elem Cnt Reload	001Fh	32 elements
DMGFR	7-0		Global Frm Cnt Reload	02h	Ch2 - 3 frames
* : * :	No trans Not using Global re	fers to/from g indexing cload registe	program space ers used to auto-initialize C	Channel 2	(input buffer)
		0			
		Let's sten	back and review the da	ta flow	

DSP54.12 - 37

Data I/O



TImeline Analysis



DMA Setup Code

[Project] - Programming	the DMA
<pre>;DMA Channel 2 Setup STM #0Ah,DMSA STM #DRR,DMSDI ;DMSRC2 w/auto-inc STM #80h,DMSDI ;DMST2 STM #1Fh,DMSDI ;DMST2 STM #1Fh,DMSDI ;DMSFC2 STM #1002h,DMSDI ;DMSFC2 STM #0E045h,DMSDI ;DMSC3 ;DMA Channel 3 Setup STM #0Fh,DMSA STM #2000h,DMSDI ;DMSC3 w/auto-inc STM #1Fh,DMSDI ;DMSFC3 STM #1Fh,DMSDI ;DMSFC3 STM #0141h,DMSDI ;DMSFC3 STM #0141h,DMSDI ;DMMCR3 ;DMA Global Reload Reg Setup STM #24h,DMSA STM #DRRh,DMSDI ;DMGSA w/auto-inc STM #0h,DMSDI ;DMGA STM #1Fh,DMSDI ;DMGCR</pre>	 save DMPREC code until we are ready to begin transfers Registers not used - not programmed
SIM #0211,DASDI ;DAGFR	DSP54.12 - 40

Turning On The Hardware Code

[Project] - Turning	; it ON
;Check to ensure PLL is locked LD #0,DP	
loop: BIT CLKMD,#15-0 BC loop,NTC	 Analog path now active INTM left inactive
;En/Disable DMA (Ch2-on, Ch3-off) STM #0444h,DMPREC	 until just before main code begins First interrupt will not
;McBSP0 (rcv) out of reset ORM #1,SPCR10	occur for 4ms (400,000 cycles)
;AIC out of reset CALL XSR_EMPTY SSBX XF STM #0181h,DXR ;CR-1 CALL XSR_EMPTY RSBX XF	
;turn on interrupts STM #0400h.IMR ;DMA-INT CH2	
STM #0FFFFh,IFR ;Clr IFR	DSP54.12 - 41

The Software

Part III - Software

Programming the bootloader and application:

- Determine vector table and linker command options
- Write fir_ISR and application setup code
- Use HEX500 to create a boot table, discuss bootload options
- Discuss power down options (IDLE)
- Review power management hints
- See how BIOS and RTA can assist us

DSP54.12 - 42

Link.cmd and Vectors.asm

[Project] - Link.cmd, Vec	tor Table
<pre>project.obj vectors.obj -o project.out MEMORY { PAGE 1: INBUF: org = 00080h, len = 00060h</pre>	 The following sections are booted: coeffs code vectors Bootloader moves code from Program space to Data Space. Bootloader sets OVLY bit to one. Vectors.ASM: yunused: RETE ;Ch2 Int @68h DMAC2:

The Hardware Setup and The FIR Code

[Project] - Project.ASM

	.mmregs	1	
DMPREC	.set	54h	;Channel Priority and Enable Control
DMSA	.set	55h	;DMA sub-address
DMSDI	.set	56h	;DMA write without indexing
DMSDN	.set	57h	;DMA write with indexing
SPSA0	.set	38h	;McBSP0 sub-address
SP0	.set	039h	;Write for McBSP0 sub-addressed regs
DRR10	.set	21h	;Data Receive for McBSP0
DXR10	.set	23h	;Data Transmit for McBSP0
SWCR	.set	2bh	;Software Wait State
x bos	.usect	"in_bufs",96 "STK",128	
FLAGI	.usect	"vars",3	;signal first time thru input routine
COIDE	.set	FLAGI+I	signal first time thru output routine
COUNT	.set	FLAGI+Z	;which buffer is being processed? 1,2,3
Y	.usect	"Out_Durs",96	
;** all	ocate 1	6 initialized c	peffs of 1/16th each **
	.sect	"coeffs"	
a	.int	800h,800h,800h	,800h

	.sect	"code"	
;*****	******	***** H/W Se	tup Code ****************
			-
;** PLI	, **		
start:	STM	#0B7FCh,CLKMD	;Setup CLKMD Register
	ORM	#2,CLKMD	;Tell PLL to switch when PLLCOUNT = 0
• * * CM		/PC/P **	
, 344	CTM	#8244b GWWGD	CWWCP Catur
	CTM	#0001b GWGD	SWAR Secup
	CTM	#000011, SWCR	BCCR Setup
	SIM	#000011,BSCK	,Bock becup
;** Res	et/Prog	ram McBSP0 **	
-	STM	#00h,SPSA0	;SPCR10
	STM	#4000h,SP0	
	STM	#01h,SPSA0	;SPCR20
	STM	#0100h,SP0	
	STM	#02h,SPSA0	;RCR10
	STM	#0040h,SP0	
	STM	#03h, SPSA0	;RCR20
	STM	#0000h,SP0	
	STM	#04h,SPSA0	;XCR10
	STM	#0040h,SP0	
	STM	#05h,SPSA0	;XCR20
	STM	#0000h,SP0	
	STM	#06h,SPSA0	;SRGR10
	STM	#0001h,SP0	
	STM	#07h,SPSA0	;SRGR20
	STM	#30FFh,SP0	
	STM	#0Eh,SPSA0	;PCR0
	STM	#000Ch,SP0	

;** McBSPO) Xmt out of reset	**	
ST	M #01h,SPSA0	;SPCR20	
ST	M #0101h,SP0	;XRST=1	
;** progra	am AIC control reg	jisters **	
CA	LL XSR_EMPTY		
SS	BX XF		
ST	M #0101h,DXR10) ;CR-1	
CA	LL XSR_EMPTY		
ST	M #0210h,DXR10) ;CR-2	
CA	LL XSR_EMPTY		
ST	M #0312h,DXR10) ;CR-3	
CA	LL XSR_EMPTY		
ST	M #0400H,DXRIC	;CR-4	
CAL	LL ASR_EMPTY		
K5.			
;** DMA Ch	annel 2 Setup **		
ST	M #0Ah,DMSA		
ST	M #DRR10,DMSD1	;DMSRC2	w/auto-inc
ST	M #80h,DMSDI	;DMDST2	
ST	M #1Fh,DMSDI	;DMCTR2	
ST	M #1002h,DMSD	;DMSFC2	
ST	M #0E045h,DMSI	DI ;DMMCR2	
•** DMA Ch	annel 3 Setur **		
, Din Ci	M #0Fb DMGA		
ST	M #2000h.DMSD	DMSRC3	w/auto-inc
STI	M #DXR10,DMSD	DMDST3	#/ duco=Inc
ST	M #1Fh.DMSDT	DMCTR3	
ST	M #2000.DMSDI	DMSFC3	
ST	M #0141h,DMSD	DMMCR3	
		,	0



;**	McBSP0 (rcv	v) out of reset	**
	STM	#00h,SPSA0	;SPCR10
	STM	#4001h,SP0	
;**	ALC OUT OF	reset **	
	SSBY	XF	
	STM	#0181h,DXR10	:CR-1
	CALL	XSR EMPTY	,
	RSBX	XF	
;**	enable DMA	Ch2 interrupt,	Clear IFR **
	STM	#0400h,IMR	;DMA-INT CH2
	STM	#0FFFFh,IFR	;Clr IFR
• * *	fir isr set	up code **	
'	LD	#FLAG1.DP	:FLAG1.FLAG2 and COUNT on same DP
	ST	#0,FLAG1	;assure FLAG1 (for in_bufs) is zero
	ST	#0,FLAG2	;assure FLAG2 (for out_bufs) is zero
	ST	#0,COUNT	;assure COUNT is zero
	STM	#31,BRC	;generate 32 results
	STM	#96,BK	;Moe, Larry, Curly input and
		#1 350	;Tom, Dick, Harry output buffers
	STM	#1,ARU	;emulate post inc by 1
	DCDV	HUFII, DESA	alear overflow mode
	SSBX	FRCT	set fractional mode
	SSBX	SXM	;set sign extension
	RSBX	INTM	;enable global interrupts last DSP54 12-48
			D3F34.12 - 40

/	Main	Loop	**
;****	******	******	*****
main:			
	IDLE	1	;When DMA2 interrupts main, fir_isr runs and
	NOP		;execution returns to this code. We then go
	NOP		;back into IDLE mode and wait for the
	NOP		;next interrupt.
	NOP		
	в	main	
;****	******	******	****
;***** ;**	XSR Emj	******* pty Test	***** E **
;***** ;** ;*****	XSR Emj	******** pty Test	****** E ** ***
; * * * * * ; * * ; * * * * *	XSR Emj	******** pty Test ******	****** - ** *****
;***** ;** ;*****	XSR Emj	******* pty Test ******	****** E **
;***** ;** ;***** xsr_en	XSR Emj ******** IPTY: LD	#******* pty Test ******** #0,DP	****** E ** *****
;***** ;** ;*****	XSR Emp XSR Emp XXSR Emp XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	******** pty Test ******** #0,DP @SP0,2	****** t ** ****** 2h ;poll XEMPTYn flag
;***** ;** ;*****	XSR Emp XSR Emp XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	********* pty Test ******** #0,DP @SP0,2 XSR_EN	****** t ** ****** 2h ;poll XEMPTYn flag MPTY,TC

;*****	*****	**** FIR ISR	(DMA Ch2 Int) ****************
fir_isr	:		
	LD	#FLAG1,DP	;Ignore First DMA Interrupt
	CMPM	@FLAG1,#0Fh	;
	ST	#0Fh,@FLAG1	;
	BC	done,NTC	;
	ADDM	#1,@COUNT	;COUNT holds 1,2,3 for Moe,Larry,Curl
	CMPM	@COUNT,#1	;1st pass (Moe)?
	BC	loopinit,TC	; if so, setup ARs and set output SRC
	CMPM	@COUNT,#2	;2nd pass (Larry)?
	BC	test3,NTC	;NO, go to test3
	STM	#y+32,DMSDN	;DMA3 SRC = out_buf #2
	в	math	
test3:	CMPM	@COUNT,#3	;3rd pass (Curly)?
	BC	fourth,NTC	;NO, must be fourth, reset counter
	STM	#y+64,DMSDN	;DMA3 SRC = out_buf #3
	в	math	
fourth:	ST	#1,COUNT	;reset COUNT, reload ARs as 1st pass
loonini	+·		
10021111	STM	#x.AR3	setup ARs for MAC
	STM	#v, AR4	, 500 up 120 202 1210
	STM	#y, DMSDN	;DMA3 SRC = out_buf #1
math.			
	,		DSD54.12

math:	STM	#a,AR2	;always re-init coeff pointer		
	RPTB	tstflg2-1			
	MPY	*AR2+,*AR3+0%,A	;1st product, AR3 circles on 96		
	RPT	#14	;mult/acc 15 terms		
	MAC	*AR2+,*AR3+0%,A			
	MAR	*+AR3(-15)%	;modify AR3 by -15 circularly		
	STH	A,*AR4+	;store result		
tstflg	2:				
	CMPM	@FLAG2,#0Fh	;Write dummy DXR to initiate		
	ST	#0Fh,@FLAG2	;first DMA3 transfer IF the FIRST		
	XC	2,NTC	;out_buf is ready		
	STM	#0,DXR10			
done:	RETE		;return with enable		
		Now that we've written all of the code,			
		how does it get loaded into the system?			
			DSP54.12 - 51		

The Bootloader

Boot Mode	Description	Trigger
No Boot	MP/MC=1, begin execution @RS vector	None
HPI-8	Host transfers code to DARAM. PC = dest.	INT2n low
Parallel	Boot Loader xfrs code. Src = 8/16-bit async mem dest = int/ext'l RAM. PC = entry point specified.	FFFFh in I/O = src src = 8AA or 10AAh
I/O	Boot Loader transfers code via I/O addr 0h. Handshake via XF/BIO.	FFFFh in data = src src = 8AA or 10AAh
Serial	Boot Loader configures SP and reads 1st word Src = 8/16-bit. Dest = int/ext'l RAM.	8AA or 10AAh rcvd?
Serial EEPROM	Bootloader configures SP in SPI-mode	INT3n low

5402 bootloader can copy to extended program space

DSP54.12 - 52



HEX500

[Proje	ct] - Using HEX500	
H	EX500 firmware.cmd	
	/* FIRMWARE.CMD */	
project.out	/* input file	*/
-e start	<pre>/* set entry (execution) point</pre>	*/
-i	<pre>/* select Intel format</pre>	*/
-map project.mxp	/* map file for HEX500	*/
-o project.hex	/* output file	*/
-memwidth 16	/* DSP accesses mem as 8/16-bit	*/
-romwidth 16	<pre>/* physical mem width, 8/16-bit</pre>	*/
-boot	<pre>/* make all sections bootable</pre>	*/
-bootorg 0xF000	<pre>/* location of boot table</pre>	*/
Must assemble .OU	T file using -v548 if using '548/9/02/10 dev	ices
Programming form	nats: 16-bit ASCII hex, Tektronix, Intel MC	CS-86,
Motorola S (16/24/3	32-bit addresses), 16-bit TI-Tag	
♦ For more info, see t	the Assembly Language Tools User Guide	
Now, let's	look at our power-down options	DSD54 12

IDLE



Power Management Hints

Power Management Hints

Some design techniques for minimizing power consumption :

- Minimize external trace lengths and their associated capacitance
- Set Address Visibility (AVIS) = 0
- When not being used, make sure the timer and serial ports are in reset and MCM = 0
- Assure all input pins are grounded or pulled high
- Set SWWSR to 0 wait states when possible
- Use circular addressing instead of DELAY's
- Use internal instead of external memory accesses
- Minimize the clock frequency to match the task required
- Implement power down modes where possible

DSP54.12 - 56

BIOS and RTA

BIOS and RTA

- ♦ BIOS and CCS offer static configuration of most of the peripherals. We set up each peripheral manually via code, but BIOS will allow the user to control each peripheral from CCS.
- ♦ TI Analog group is creating plug-in tools to CCS to configure ADC/DAC devices
- ♦ RTA (real time analysis) allows the user to ensure that the real-time constraints are met. In our case, that means the in buff/processing/out buf timing works within spec.

DSP54.12 - 57

Need More Information?

Analog Information & Product Resources For the [Project], we used the following sources to select our conversion and power devices: www.ti.com/sc/select www.ti.com/sc/docs/products/msp/index.htm Evaluation modules can be found at: www.ti.com/sc/docs/tools/analog/index.htm Samples can be ordered on the TI Web Mixed-Signal and Analog Literature Designers Guide (SLYU001B)

Analog Overview (SSDV004D)

DSP54.12 - 58

Don't Forget!

- Take your workbook, databook(s) and CDs with you
- Fill out the evaluation form (in pencil)
- Fill out and mail the registration form if you desire
- Copy c:\dsp54\labs and c:\dsp54\solutions to the disk in your workbook

Thank you for attending.

Have a safe trip home.

DSP54.12 - 59


Additional Analog Information













FIFO optimizes Interrupt Transfer ...









Block diagram



'C54x Mnemonic Instruction Set Quick Reference

Arithmetic Operations

Add Instructions

Syntax	Expression	W	'C
ADD Smem, src	src = src + Smem	1	1
ADD Smem, TS, src	src = src + Smem << TS	1	1
ADD Smem, 16, src [, dst]	dst = src + Smem << 16	1	1
ADD Smem [, SHIFT], src [, dst	dst = src + Smem << SHIFT	2	2
ADD Xmem, SHFT, src	src = src + Xmem < <shft< td=""><td>1</td><td>1</td></shft<>	1	1
ADD Xmem, Ymem, dst	dst = Xmem<<16 + Ymem<<16	1	1
ADD # lk [, SHFT], src [, dst]	dst = src + #lk << SHFT	2	2
ADD # lk, 16, src [, dst]	dst = src + #lk << 16	2	2
ADD src [, SHIFT] [, dst]	dst = dst + src << SHIFT	1	1
ADD src, ASM [, dst]	$dst = dst + src \ll ASM$	1	1
ADDC Smem, src	src = src + Smem + C	1	1
ADDM # lk, Smem	Smem = Smem + #lk	2	2
ADDS Smem, src	src = src + uns(Smem)	1	1

Subtract Instructions

Syntax	Expression	W	<u>C</u>
SUB Smem, src	src = src - Smem	1	1
SUB Smem, TS, src	src = src - Smem << TS	1	1
SUB Smem, 16, src [, dst]	dst = src - Smem << 16	1	1
SUB Smem [, SHIFT], src [, dst] dst = src - Smem << SHIFT	2	2
SUB Xmem, SHFT, src	src = src - Xmem << SHFT	1	1
SUB Xmem, Ymem, dst	dst = Xmem << 16 - Ymem << 16	1	1
SUB	dst = src - #lk << SHFT	2	2
SUB # lk, 16, src [, dst]	dst = src - #lk << 16	2	2
SUB src[, SHIFT][, dst]	$dst = dst - src \ll SHIFT$	1	1
SUB src, ASM [, dst]	dst = dst - src << ASM	1	1
SUBB Smem, src	src = src - Smem - C	1	1
SUBC Smem, src	If (src – Smem << 15) _ 0	1	1
	src = (src - Smem << 15) << 1 +	1	
	Else		
	$src = src \ll 1$		
SUBS Smem, src	src = src - uns(Smem)	1	1

Muliply Instructions

Syntax	Expression	WC
MPY Smem, dst	dst = T * Smem	1 1
MPYR Smem, dst	dst = rnd(T * Smem)	1 1
MPY Xmem, Ymem, dst	dst = Xmem * Ymem,	1 1
	T = Xmem	
MPY Smem, # lk, dst	dst = Smem * #lk ,	2 2
	T = Smem	
MPY # lk, dst	dst = T * #lk	2 2
MPYA dst	dst = T * A(32-16)	1 1
MPYA Smem	B = Smem * A(32-16),	1 1
	T = Smem	
MPYU Smem, dst	dst = uns(T) * uns(Smem)	1 1
SQUR Smem, dst	dst = Smem * Smem,	1 1
	T = Smem	
SQUR A, dst	dst = A(32-16) * A(32-16)	1 1

Mult-Acc & Mult-Sub Instructions

Syntax	Expression	W	VC
MAC Smem, src	src = src + T * Smem	1	1
MAC Xmem, Ymem, src [.dst]	dst = src + Xmem * Ymem,	1	1
	T = Xmem		
MAC # lk, src [, dst]	dst = src + T * #lk	2	2
MAC Smem, # lk, src [,dst]	dst = src + Smem * #lk,	2	2
	T = Smem		
MACR Smem, src	dst = rnd(src + T * Smem)	1	1
MACR Xmem, Ymem, src [,dst]	dst = rnd(src + Xmem * Ymem),	1	1
	T = Xmem		
MACA Smem [, B]	B = B + Smem * A(32-16),	1	1
	T = Smem		
MACA T, src [, dst]	dst = src + T * A(32-16)	1	1
MACAR Smem [, B]	B = rnd(B + Smem * A(32-16)),	1	1
	T = Smem		
MACAR T, src [, dst]	dst = rnd(src + T * A(32-16))	1	1
MACD Smem, pmad, src	src = src + Smem * pmad,	2	3
	T = Smem, ($Smem + 1$) = $Smem$		
MACP Smem, pmad, src	src = src + Smem * pmad,	2	3
	T = Smem		
MACSU Xmem, Ymem, src	<pre>src = src + uns(Xmem) * Ymem,</pre>	1	1
	T = Xmem		
MAS Smem, src	src = src - T * Smem	1	1

Mult-Acc & Mult-Sub (cont.)

Syntax	Expression	W	<u>C</u>
MASR Xmem, Ymem, src [,dst]	dst = rnd(src - Xmem * Ymem),	1	1
	T = Xmem		
MAS Xmem, Ymem, src [,dst]	dst = src – Xmem * Ymem,	1	1
	T = Xmem		
MASR Smem, src	src = rnd(src - T * Smem)	1	1
MASA Smem [, B]	B = B - Smem * A(32-16),	1	1
	T = Smem		
MASA T, src [, dst]	dst = src - T * A(32-16)	1	1
MASAR T, src [, dst]	dst = rnd(src - T * A(32-16))	1	1
SQURA Smem, src	src = src + Smem * Smem,	1	1
	T = Smem		
SQURS Smem, src	src = src – Smem * Smem,	1	1
	T = Smem		
	T = Smem		

Double (32-bit) Operand Instructions

Syntax	Expression	WC
DADD Lmem, src [, dst]	If $C16 = 0$	1 1
	dst = Lmem + src	
	If C16 = 1	
	dst(39-16) = Lmem(31-16) +	src(31–16)
	dst(15-0) = Lmem(15-0) + sreated and the second s	c(15–0)
DADST Lmem, dst	If $C16 = 0$	1 1
	dst = Lmem + (T << 16 + T)	
	If C16 = 1	
	dst(39-16) = Lmem(31-16) +	Т
	dst(15-0) = Lmem(15-0) - T	
DRSUB Lmem, src	If $C16 = 0$	1 1
	src = Lmem - src	
	If C16 = 1	
	src(39-16) = Lmem(31-16) -	src(31-16)
	src(15-0) = Lmem(15-0) - src(15-0)	:(15–0)
DSADT Lmem, dst	If $C16 = 0$	1 1
	dst = Lmem - (T << 16 + T)	
	If C16 = 1	
	dst(39-16) = Lmem(31-16) -	Т
	dst(15-0) = Lmem(15-0) + T	
DSUB Lmem, src	If $C16 = 0$	1 1
	src = src - Lmem	
	If C16 = 1	
	src (39-16) = src(31-16) - Ln	nem(31–16)
	src (15-0) = src(15-0) - Lmer	n(15–0)
DSUBT Lmem, dst	If $C16 = 0$	1 1
	dst = Lmem - (T << 16 + T)	
	If C16 = 1	
	dst(39-16) = Lmem(31-16) -	Т
	dst(15-0) = Lmem(15-0) - T	

Application-Specific Instructions

Syntax	Expression	W	/C
ABDST Xmem, Ymem	B = B + A(32-16)	1	1
	A = (Xmem – Ymem) << 16		
ABS src [, dst]	dst = src	1	1
CMPL src [, dst]	$dst = \sim src$	1	1
DELAY Smem	(Smem + 1) = Smem	1	1
EXP src	T = number of sign bits (src) – 8	1	1
FIRS Xmem, Ymem, pmad	$\mathbf{B} = \mathbf{B} + \mathbf{A} * \mathbf{pmad}$	2	3
	$A = (Xmem + Ymem) \ll 16$		
LMS Xmem, Ymem	B = B + Xmem * Ymem	1	1
	A = (A + Xmem << 16) + 2.15		
MAX dst	dst = max(A, B)	1	1
MIN dst	dst = min(A, B)	1	1
NEG src [, dst]	dst = -src	1	1
NORM src [, dst]	$dst = src \ll TS$	1	1
	dst = norm(src, TS)		
POLY Smem	B = Smem << 16	1	1
	$\mathbf{A} = \operatorname{rnd}(\mathbf{A} * \mathbf{T} + \mathbf{B})$		
RND src [, dst]	$dst = src + 2^{15}$	1	1
SAT src	saturate(src)	1	1
SQDST Xmem, Ymem	B = B + A(32-16) * A(32-16)	1	1
	$A = (Xmem + Ymem) \ll 16$		

Logical Operations

AND Instructions

Syntax	Expression	W	C
AND Smem, src	src = src & Smem	1	1
AND # lk [, SHFT], src [, dst]	dst = src & #lk << SHFT	2	2
AND # lk, 16, src [, dst]	dst = src & #lk << 16	2	2
AND src [, SHIFT] [, dst]	dst = dst & src << SHIFT	1	1
ANDM # lk, Smem	Smem = Smem & #lk	2	2

OR Instructions

Syntax	Expression	W	/C
OR Smem, src	$src = src \mid Smem$	1	1
OR # lk [, SHFT], src [, dst]	dst = src #lk << SHFT	2	2
OR # lk, 16, src [, dst]	dst = src #lk << 16	2	2
OR src [, SHIFT] [, dst]	$dst = dst \mid src \iff SHIFT$	1	1
ORM # lk, Smem	Smem = Smem #lk	2	2

XOR Instructions

Syntax	Expression	W	VC
XOR Smem, src	$src = src \wedge Smem$	1	1
XOR # lk [, SHFT,], src [, dst]	dst = src ^ #lk << SHFT	2	2
XOR # lk, 16, src [, dst]	dst = src ^ #lk << 16	2	2
XOR src [, SHIFT] [, dst]	dst = dst ^ src << SHIFT	1	1
XORM # lk, Smem	Smem = Smem ^ #lk	2	2

Shift Instructions

Syntax	Expression	W	'C
ROL src	Rotate left with carry in	1	1
ROLTC src	Rotate left with TC in	1	1
ROR src	Rotate right with carry in	1	1
SFTA src, SHIFT [, dst]	dst = src << SHIFT {arith. shift}	1	1
SFTC src	if $\operatorname{src}(31) = \operatorname{src}(30)$	1	1
	then $src = src << 1$		
SFTL src, SHIFT [, dst]	dst = src << SHIFT {logical}	1	1

Test Instructions

Syntax	Expression	W	/C
BIT Xmem, BITC	TC = Xmem(15 - BITC)	1	1
BITF Smem, # lk	TC = (Smem && #lk)	2	2
BITT Smem	TC = Smem(15 - T(3-0))	1	1
CMPM Smem, # lk	TC = (Smem == #lk)	2	2
CMPR CC, ARx	Compare ARx with AR0	1	1

Program Control Operations

Branch Instructions

Syntax	Expression	WC
B[D] pmad	PC = pmad(15-0)	2 4/[2]
BACC[D] src	PC = src(15-0)	1 6/[4]
BANZ[D] pmad, Sind 4/2/[2]	if (Sind _ 0)	2
	then $PC = pmad(15-0)$	
BC[D] pmad,cond[,cond[,cond]] 5/3/[3]	if (cond(s))	2
	then $PC = pmad(15-0)$	
FB[D] extpmad	PC= pmad(15–0),	2 4/[2]
	XPC = pmad(22-16)	
FBACC[D] src	PC = src(15-0),	1 6/[4]
	XPC = src(22-16)	

Call Instructions

Syntax	Expression	WC
CALA[D] src	SP = PC,	1 6/[4]
	PC = src(15-0)	
CALL[D] pmad	SP = PC,	2 4/[2]
	PC = pmad(15-0)	
CC[D] pmad,cond[,cond[,cond]]	if $(cond(s))$ then $-SP = PC$,	2 5/5/[3]
	PC = pmad(15-0)	
FCALA[D] src	SP = PC,SP = XPC,	1 6/[4]
	PC = src(15-0), XPC = src(22-10)	5)
FCALL[D] extpmad	SP = PC,SP = XPC,	2 4/[2]
	PC = pmad(15-0),	
	XPC = pmad(22-16)	

Interrupt Instructions

Syntax	Expression	WC
INTR K	SP = PC,	1 3
	PC = IPTR(15-7) + K << 2	,
	INTM = 1	
TRAP K	SP = PC,	1 3
	PC = IPTR(15-7) + K << 2	

Return Instructions

Syntax	Expression	WC
FRET[D]	XPC = SP++, PC = SP++	1 6/[4]
FRETE[D]	XPC = SP++, PC = SP++,	1 6/[4]
	INTM = 0	
RC[D] cond[,cond[,cond]]	if (cond(s)) then PC = SP++	1 5/3/[3]
RET[D]	PC = SP++	1 5/[3]
RETE[D]	PC = SP++, INTM = 0	1 5/[3]
RETF[D]	PC = RTN, PC++, INTM = 0	1 3/[1]

Repeat Instructions

Syntax	Expression	W	C
RPT Smem	Repeat single, RC = Smem	1	1
RPT # K	Repeat single, RC = #K	1	1
RPT # lk	Repeat single, RC = #lk	2	2
RPTB[D] pmad	Repeat block, $RSA = PC + 2[4]$,	24	4/[2]
	REA = pmad - 1		
RPTZ dst, # lk	Repeat single, $RC = #lk$, $dst = 0$	2	2

Stack-Manipulating Instructions

Syntax	Expression	WC
FRAME K	SP = SP + K	1 1
POPD Smem	Smem = SP++	1 1
POPM MMR	MMR = SP++	1 1
PSHD Smem	SP = Smem	1 1
PSHM MMR	SP = MMR	1 1

Misc. Program Control Instructions

Syntax	Expression	W	/C
IDLE K	idle(K)	1	4
MAR Smem	If $CMPT = 0$, then modify ARx	1	1
	If $CMPT = 1$ and $ARx _ AR0$, the	nen	
	modify ARx, $ARP = x$		
	If $CMPT = 1$ and $ARx = AR0$, the second s	nen	
	modify AR(ARP)		
NOP	no operation	1	1
RESET	software reset	1	3
RSBX N, SBIT	STN(SBIT) = 0	1	1
SSBX N, SBIT	STN (SBIT) $= 1$	1	1
XC n , cond [, cond[, cond]]	If (cond(s)) then execute the	1	1
	next n instructions; $n = 1$ or 2		

Load and Store Operations

Load Instructions

Syntax	Expression	WC
DLD Lmem, dst	dst = Lmem	1 1
LD Smem, dst	dst = Smem	1 1
LD Smem, TS, dst	dst = Smem << TS	1 1
LD Smem, 16, dst	dst = Smem << 16	1 1
LD Smem [, SHIFT], dst	dst = Smem << SHIFT	2 2
LD Xmem, SHFT, dst	dst = Xmem << SHFT	1 1
LD # K, dst	dst = #K	1 1
LD # lk [, SHFT], dst	dst = #lk << SHFT	2 2
LD # lk, 16, dst	dst = #lk << 16	2 2
LD src, ASM [, dst]	dst = src << ASM	1 1
LD src [, SHIFT] [, dst]	dst = src << SHIFT	1 1
LD Smem, T	T = Smem	1 1
LD Smem, DP	DP = Smem(8-0)	1 3
LD # k9, DP	DP = #k9	1 1
LD # k5, ASM	ASM = #k5	1 1
LD # k3, ARP	ARP = #k3	1 1
LD Smem, ASM	ASM = Smem(4-0)	1 1
LDM MMR, dst	dst = MMR	1 1
LDR Smem, dst	dst = rnd(Smem)	1 1
LDU Smem, dst	dst = uns(Smem)	1 1
LTD Smem	T = Smem, $(Smem + 1) = Smem$	1 1

Store Instructions

Syntax	Expression	W	<u>'C</u>
DST src, Lmem	Lmem = src	1	2
ST T, Smem	Smem = T	1	1
ST TRN, Smem	Smem = TRN	1	1
ST # lk, Smem	Smem = #lk	2	2
STH src, Smem	Smem = src << -16	1	1
STH src, ASM, Smem	Smem = src << (ASM - 16)	1	1
STH src, SHFT, Xmem	Xmem = src << (SHFT – 16)	1	1
STH src [, SHIFT], Smem	Smem = src << (SHIFT – 16)	2	2
STL src, Smem	Smem = src	1	1
STL src, ASM, Smem	Smem = src << ASM	1	1
STL src, SHFT, Xmem	Xmem = src << SHFT	1	1
STL src [, SHIFT], Smem	Smem = src << SHIFT	2	2
STLM src, MMR	MMR = src	1	1
STM # lk, MMR	MMR = #lk	2	2

Conditional Store Instructions

Syntax	Expression	W	/C
CMPS src, Smem	If $src(31-16) > src(15-0)$ then	1	1
	Smem = src(31-16)		
	If $src(31-16) _ src(15-0)$ then		
	Smem = src(15-0)		
SACCD src, Xmem, cond	If (cond)	1	1
	Xmem = src<<(ASM-16)		
SRCCD Xmem, cond	If (cond) $Xmem = BRC$	1	1
STRCD Xmem, cond	If (cond) $Xmem = T$	1	1

Parallel Load and Mult. Instructions

Syntax	Expression	W	/C
LD Xmem, dst	dst = Xmem << 16	1	1
MAC Ymem, [dst_]	$\parallel dst_= dst_+ T * Ymem$		
LD Xmem, dst	dst = Xmem << 16	1	1
MACR Ymem, [dst_]	$\parallel dst_= rnd(dst_+ T * Ymem)$		
LD Xmem, dst	dst = Xmem << 16	1	1
MAS Ymem, [dst_]	$\parallel dst_= dst T * Ymem$		
LD Xmem, dst	dst = Xmem << 16	1	1
MASR Ymem, [dst_]	$\parallel dst_= rnd(dst T * Ymem)$		

Parallel Load and Store Instructions

Syntax	Expression	W	<u>'C</u>
ST src, Ymem	Ymem = src << (ASM - 16)	1	1
LD Xmem, dst	dst = Xmem << 16		
ST src, Ymem	Ymem = src << (ASM - 16)	1	1
LD Xmem, T	T = Xmem		

Parallel Store and Mult Instructions

Syntax	Expression	W	VC	
ST src, Ymem	Ymem = src << (ASM - 16)	1	1	
MAC Xmem, dst	$\parallel dst = dst + T * Xmem$			
ST src, Ymem	Ymem = src << (ASM - 16)	1	1	
MACR Xmem, dst	$\parallel dst = rnd(dst + T * Xmem)$			
ST src, Ymem	Ymem = src << (ASM - 16)	1	1	
MAS Xmem, dst	$\parallel dst = dst - T * Xmem$			
ST src, Ymem	Ymem = src << (ASM - 16)	1	1	
MASR Xmem, dst	$\parallel dst = rnd(dst - T * Xmem)$			
ST src, Ymem	Ymem = src << (ASM - 16)	1	1	
MPY Xmem, dst	$\parallel dst = T * Xmem$			

Parallel Store & Add/Sub Instructions

Syntax	Expression	W	/ <u>C</u>
ST src, Ymem	Ymem = src << (ASM - 16)	1	1
ADD Xmem, dst	$\parallel dst = dst_+ Xmem \ll 16$		
ST src, Ymem	Ymem = src << (ASM - 16)	1	1
SUB Xmem, dst	$\parallel dst = (Xmem << 16) - dst_{-}$		

Misc Load & Store Type Instructions

Expression	W	C
Ymem = Xmem	1	1
dmad = Smem	2	2
MMR = dmad	2	2
pmad = Smem	2	4
Smem = dmad	2	2
dmad = MMR	2	2
MMRy = MMRx	1	1
Smem = pmad	2	3
Smem = PA	2	2
PA = Smem	2	2
Smem = A	1	5
A = Smem	1	5
	Expression Ymem = Xmem dmad = Smem MMR = dmad pmad = Smem Smem = dmad dmad = MMR MMRy = MMRx Smem = pmad Smem = PA PA = Smem Smem = A A = Smem	ExpressionWYmem = Xmem1dmad = Smem2MMR = dmad2pmad = Smem2Smem = dmad2dmad = MMR2MMRy = MMRx1Smem = pmad2Smem = PA2PA = Smem2Smem = A1A = Smem1

Indirect Addressing Types With a Single Data-Memory Operand

*ARx	*ARx-%
*ARx-	*ARx-0%
*ARx+	*ARx+%
*+ARx	*ARx+0%
*ARx-0	*+ARx(lk)
*ARx+0	*ARx(lk)%
*ARx+0B	*(lk)

Indirect Addressing Types With a Dual Data-Memory Operand

*ARx *ARx-

GT GEQ *ARx-% *ARx-0%

Conditions for Conditional Instructions

Operand	Condition	Description
AEQ	A = 0	Accumulator A equal to 0
BEQ	$\mathbf{B} = 0$	Accumulator B equal to 0
ANEQ	A <> 0	A not equal to 0
BNEQ	B<>0	Accumulator B not equal to 0
ALT	A < 0	Accumulator A less than 0
BLT	B < 0	Accumulator B less than 0
ALEQ	A =< 0	Accumulator A less than or equal to 0
BLEQ	B = < 0	Accumulator B less than or equal to 0
AGT	A > 0	Accumulator A greater than 0
BGT	B > 0	Accumulator B greater than 0
AGEQ	A >= 0	Accumulator A greater than or equal to 0
BGEQ	B >=0	Accumulator B greater than or equal to 0
AOV †	AOV = 1	Accumulator A overflow detected
BOV †	BOV = 1	Accumulator B overflow detected
ANOV †	AOV = 0	No accumulator A overflow detected
BNOV †	BOV = 0	No accumulator B overflow detected
C†	C = 1	ALU carry set to 1
NC †	$\mathbf{C} = 0$	ALU carry clear to 0
TC †	TC = 1	Test/Control flag set to 1
NTC †	TC = 0	Test/Control flag cleared to 0
BIO †	BIO low	BIO signal is low
NBIO †	BIO high	BIO signal is high
UNC †	none	Unconditional operation

Groupings of Conditions

- **Group1:** You can select up to two conditions. Each of these conditions must be from a different category (category A or B); you cannot have two conditions from the same category. For example, you can test EQ and OV at the same time but you cannot test GT and NEQ at the same time.
- Group 2: You can select up to three conditions. Each of these conditions must be from a different category (category A, B, or C); you can-not have two conditions from the same category. For example, you can test TC, C, and BIO at the same time but you cannot test NTC, C, and NC at the same time.

Group	> 1	Group	Group 2				
A	в	A	в	C			
EQ	OV	TC	С	BIO			
NEQ	NOV	NTC	NC	NBIO			
LT							
LEO							

† Cannot be used with conditional store instructions

CPU Memory-Mapped Registers

Address	Name	Description
0	IMR	Interrupt mask register
1	IFR	Interrupt flag register
2–5	-	Reserved for testing
6	ST0	Status register 0
7	ST1	Status register 1
8	AL	Accumulator A low word (bits 15-0)
9	AH	Accumulator A high word (bits 31-16)
А	AG	Accumulator A guard bits (bits 39-32)
В	BL	Accumulator B low word (bits 15-0)
С	BH	Accumulator B high word (bits 31-16)
D	BG	Accumulator B guard bits (bits 39-32)
Е	Т	Temporary register
F	TRN	Transition register
10	AR0	Auxiliary register 0
11	AR1	Auxiliary register 1
12	AR2	Auxiliary register 2
13	AR3	Auxiliary register 3
14	AR4	Auxiliary register 4
15	AR5	Auxiliary register 5
16	AR6	Auxiliary register 6
17	AR7	Auxiliary register 7
18	SP	Stack pointer
19	BK	Circular-buffer size register
1A	BRC	Block-repeat counter
1B	RSA	Block-repeat start address
1C	REA	Block-repeat end address
1D	PMST	Processor mode status register
1E	XPC	Program counter extension register ('548/9)
1E-1F	_	Reserved

Processor Mode Status Register (PMST)

15-7	6	5	4	3	2	1	0
IPTR	MP/ MC-	OVLY	AVIS	DROM	CLKOFF	SMUL*	SST*

* LP devices only; reserved on all other devices

Status Register 0 (ST0)

15-13	12 11		10	9	8-0
ARP	TC	С	OVA	OVB	DP

Status Register 1 (ST1)

15	14	13	12	11	10	9	8	7	6	5	4-0
BR AF	CP L	XF	HM	INT M	0	OV M	SX M	C16	FR CT	CM PT	AS M

Interrupt Registers (IFR/IMR)

'541

8	7	6	5	4	3	2	1	0
INT3	XINT1	RINT1	XINT0	RINT0	TINT	INT2	INT1	INT0

BITS 15-9 ARE RESERVED

'548/9

11	10	9	8	7	6	5	4	3	2	1	0
BXI NT 1	BRI NT 1	HPI NT	INT 3	TXI NT	TRI NT	BXI NT 0	BRI NT 0	TIN T	INT 2	INT 1	INT 0

BITS 15-12 ARE RESERVED

TMS320C54x Literature

If you prefer your databooks in electronic format, find them now at:

http://www.ti.com/sc/docs/dsps/hotline/support.htm

If you prefer paper databooks, order them at:

http://www.ti.com/sc/docs/feedbk1.htm

The next page is a partial list of literature available for the 'C54x. Always refer to TI's Web pages for the latest documentation and information.

User's Manuals

spru011e
spru102b
spru191
spru179a
spru173
spru131d
spru172b
spru135
spru103b
spru170
spru124c
spru099a

Applications

A-LAW AND MU-LAW COMPANDING IMPLEMENTATIONS USING THE TMS320C54X	spra163a
ACCESSING TMS320C54X MEMORY-MAPPED REGISTERS IN C - C54XREGS.H	spra260
ACOUSTIC-ECHO CANCELLATION S/W FOR HANDS-FREE WIRELESS SYSTEMS	spra162
ADDRESSING PERIPHERALS AS DATA STRUCTURES IN C	spra226
C54X EXTENDED ADDRESSING	spra184
CALCULATION OF TMS320LC54X POWER DISSIPATION	spra164
DECT/CT2 BBSP SOFTWARE PACKAGE	bpra052
DESIGNING LOW-POWER APPLICATIONS WITH THE TMS320LC54X	spra281
DSP SOLUTIONS FOR TELEPHONY AND DATA/FACSIMILE MODEMS	spra073
DTMF TONE GENERATION AND DETECTION ON THE TMS320C54X	spra096
DUAL POWER SUPPLY MANAGEMENT FOR THE TMS320VC549 DSP	spra280
ECHO CANCELLATION S/W FOR TMS320C54X	bpra054
EMULATOR PROCESSOR ACCESS TIMEOUT	spra248
EXTENDING FIXED-POINT DYNAMIC RANGES	spra249
GUIDELINES FOR USING DECOUPLING CAPACITORS ON DSP DESIGNS	spra230
H/W CONSIDERATIONS WHEN DESIGNING AN INTERFACE USING THE TMS320C54X	spra151
IIR FILTER DESIGN ON THE TMS320C54X DSP APPLICATION REPORT	spra079
HIGH SPEED MODEM W/MULTILEVEL MULTIDIMENSIONAL MODULATION-TMS320C542	spra321
IMPROVED CONTEXT SAVE/RESTORE PERF. & INT. LATENCY FOR ISRs WRITTEN IN C	spra232
INITIALIZING THE FIXED-POINT EVM'S AIC	spra206
IS-54 DIGITAL CELLULAR PHONE: A FUNCTIONAL ANALYSIS	spra134
IS-54 SIMULATION	spra135
LINE ECHO CANCELLER	spra188
LINKING C DATA OBJECTS SEPARATE FROM THE .BSS SECTION	spra258
MU-LAW COMPRESSION ON THE TMS320C54X	spra267
MULTIPASS LINKING	spra257
PARITY GENERATION ON THE TMS320C54X	spra266
PC/TMS320C54X EVALUATION MODULE COMMUNICATION INTERFACE	bpra051
REDUCING SYSTEM POWER REQUIREMENTS	spra209
SERIAL ROM BOOT	spra233
SHARING HEADER FILES IN C AND ASSEMBLY	spra205
THE IMPLEMENTATION OF G.726 ADPCM ON TMS320C54X DSP	bpra053
TMS320C54X DSP PROGRAMMING ENVIRONMENT	spra182
USING VRAMS AND DSPS FOR SYSTEM PERFORMANCE	spra224
VITERBI DECODING TECHNIQUES IN THE TMS320C54X FAMILY APPLICATION REPORT	spra071
TMS320C548/9 BOOT LOADER AND ON-CHIP ROM DESCRIPTION	
'5X TO '54X CODE TRANSLATION	