

TMS320C6678 EVM Board for TI

Product name : DSPM-8301E

Rev. A101-1

PCB PN : 19C2830100

Project Code :

**PCB Thickness : 62 mils(1.6mm)
12 Layers**

TOP	0.5 oz	3mils	p.p
L2_GND	0.5 oz	4mils	core
L3	0.5 oz	7mils	p.p
L4_PWR	0.5 oz	6mils	core
L5	0.5 oz	4.5mils	p.p
L6_GND	0.5 oz	4mils	core
L7_GND	0.5 oz	4.5mils	p.p
L8	0.5 oz	6mils	core
L9_PWR	0.5 oz	7mils	p.p
L10	0.5 oz	4mils	core
L11_GND	0.5 oz	3mils	p.p
BOT	0.5 oz		

DISCLAIMER: THIS CIRCUIT DESIGN IS PROVIDED AS REFERENCE ONLY, WITHOUT WARRANTY EXPRESSED OR IMPLIED. THE USER IS ENCOURAGED TO PERFORM ALL DUE DILIGENCE WITH RESPECT TO DESIGN AND ANALYSIS.

Copyright (C) 2010 Texas Instruments Incorporated. All rights reserved. This document is proprietary to TI and is intended solely for use by TI and its customers. This document is not to be reproduced, distributed, or disclosed to other parties in its entirety or in part without the express written consent of TI.

TI Information - Selective Disclosure
Texas Instruments
20450 Century Blvd
Germantown, MD 20874
USA

Designed for TI by ADVANTECH		
		
File		
COVER PAGE		
Size	Document Number	Rev
C	DSPM-8301E	A101-1
Date	Wednesday, May 18, 2011	Sheet 1 of 40


TITLE & TABLE OF CONTENTS

Page	Description
01	COVER PAGE
02	TITLE & TABLE OF CONTENTS
03	BLOCK DIAGRAM_AMC
04	POWER SEQUENCE
05	POWER CONSUMPTION
06	POWER DISTRIBUTION
07	CLOCK DIAGRAM
08	FPGA_BLOCK
09	BUS Management Map
10	AMC GF
11	MMC
12	DSP_SERDES_PORTS
13	DSP_DDR3
14	DSP_EMIF
15	DSP_JTAG_EMU_TSIP
16	DSP_MISC
17	DSP_CLOCK_Smart Reflex
18	DSP_POWERA
19	DSP_POWERB
20	DSP_POWERC
21	DSP_GND
22	CLOCK_GEN1
23	CLOCK_GEN2
24	DDR3
25	DDR3_ECC
26	USB-JTAG
27	Gigabit Ethernet PHY
28	RJ45
29	Connectors for HyperLink & Debug
30	FPGA_XC3S200AN_A

Page	Description
31	FPGA_XC3S200AN_B
32	FPGA_XC3S200AN_C
33	Power ucd9222
34	Power_1.2V/1.8V/2.5V/0.75V
35	Power_VCC5 / VCC3V3_AUX
36	Power VCC1V5
37	History_0
38	
39	

BLOCK DIAGRAM_AMC

AMC Board




Miscellaneous I/O 80 Pin conn. Signal

AMC Port mapping

PIN	Port mapping
02	EMIFA00
04	EMIFA01
06	EMIFA02
08	EMIFA03
10	EMIFA04
12	EMIFA05
14	EMIFA06
16	EMIFA07
18	EMIFA08
20	EMIFA09
22	EMIFA10
24	EMIFA11
26	EMIFA12
28	EMIFA13
30	EMIFA14
32	EMIFA15
34	EMIFA16
36	EMIFA17
38	EMIFA18
40	EMIFA19

PIN	Port mapping
42	EMIFA20
44	EMIFA21
46	EMIFA22
48	EMIFA23
50	GPIO00
52	GPIO01
54	GPIO02
56	GPIO03
58	GPIO04
60	GPIO05
62	GPIO06
64	GPIO07
66	GPIO08
68	GPIO09
70	GPIO10
72	GPIO11
74	GPIO12
76	GPIO13
78	GPIO14
80	GPIO15



PIN	Port mapping
01	GND
03	SDA
05	SCL
07	EMIFD0
09	EMIFD1
11	EMIFD2
13	EMIFD3
15	EMIFD4
17	EMIFD5
19	EMIFD6
21	EMIFD7
23	EMIFD8
25	EMIFD9
27	EMIFD10
29	EMIFD11
31	EMIFD12
33	EMIFD13
35	EMIFD14
37	EMIFD15
39	EMIFCE1Z

PIN	Port mapping
41	EMIFCE2Z
43	EMIFBE0z
45	EMIFBE1z
47	EMIFOEz
49	EMIFWEz
51	EMIFRnW
53	EMIFWAIT1
55	TIM00
57	TIM00
59	TIM01
61	TIM01
63	SSPMISO
65	SSPMOSI
67	SSPCS1
69	SSPCK
71	UARTTXD
73	UARTRXD
75	UARTRTS
77	UARTCTS
79	GND

PIN	Port mapping
TCLKA	TSIP_CLK0
TCLKB	TSIP_CLK1
FCLKA	100MHz
00	SGMII
01	
02	
03	
04	PCI-E_1
05	PCI-E_2
06	
07	
08	SRIO_1
09	SRIO_2
10	SRIO_3

PIN	Port mapping
11	SRIO_4
12	TSIP0 [0..3]
13	TSIP1 [0..3]
14	
15	Alternate I2C link
16	
TCLKC	TSIP_FS0
TCLKD	TSIP_FS1
17	
18	
19	
20	

Power Sequence

Label	Time	Description
T0	1ms	S2 plane power stable to S3 enable signal assertion

	VCC3V3_MP_AMC		
S0	MMC		VCC3V3_MP
S1	VCC12		
S2	Other	FT2232H	XC3S200AN VCC3V3_AUX
S3	XC3S200AN		VCC1V8_AUX
S4	88E1111	XC3S200AN	VCC1V2
S5	PMBUS & UCD9222_ENA1		
S6	DSP TMS320C6678		CVDD
S7	UCD9222_VID2 & UCD9222_ENA2		
S8	DSP TMS320C6678		VCC1V0
S9	VCC1V8_EN		
S10	DSP TMS320C6678		VCC1V8
S11	VCC1V5_EN		
S12	DDR3	DSP TMS320C6678	DDR3_SDRAM VCC1V5
S13	VCC0V75_EN		
S14	DDR3	DSP TMS320C6678	DDR3_Vref VCC0V75
S15	VCC2V5_EN		
S16	88E1111		VCC2V5
S17	VCC5_EN		
S18	XDS560V2 Mazzenine Board		VCC5

RESET#
including peripherals.

POR#

RESETFULL#

RESETSTAT#

REFCLKP&N
by REECI K2 PD#

CLOCK2_PLL_LOCK

by REFCLK3_PD#

XILINX_XC3S200AN


XILINX_XC3S200AN
1.2V_AUX (VCCINT)
1.8V_AUX (VCC1V8_AUX)
3.3V_AUX (VCCAUX)

DSP
TMS320C6678

DSP
TMS320C6678
VCC1V0 Scaled/(CVDD)
VCC1V0 Fixed/(CVDD1)
VCC1V8/(DVDD18)
1.5V/(DDR3 IO)
0.75V/(DDR3 Vref)

88E1111

88E1111 (PHY)



Power Sequence

Reset Sequence

CLK Sequence

There is no specific power-up nor power-down sequence.

When power on

VDD $\xrightarrow{0ms < t < 100\mu s}$ VCC_1V0 scaled $\xrightarrow{0ms < t < 100\mu s}$ VCC_1V0 Fixed

$\xrightarrow{0ms < t < 100\mu s}$ VCC1V8 $\xrightarrow{1.5V/(DDR3 \text{ IO})}$ $\xrightarrow{0.75V/(DDR3 \text{ Vref})}$

When power down

1.5V/(DDR3_IO)
0.75V/(DDR3_Vref)

0ms<t<100us

0ms<t<100us

VCC1V8

VCC_1V0 Fixed

0ms<t<100ms

VCC_1V0 scaled


VDD

There is no specific power-up nor power-down sequence.

POWER CONSUMPTION


	V	I	Qty	Isb.	Efficiency	Max. Power Design			Operating (for Thermal)		Note
						Pd (W)	I1v	Ivsb	Utilization	Pd (W)	
CVDD (12V-->1.0V)				8.000			0.741				UCD9222 - UCD7242
TM6320C6578	1.00	8.000	1	8.000	90%	8.889	0.741	x	70%	6.222	
VCC1V0 (12V-->1.0V)				5.000			0.463				
TM6320C6578	1.00	5.000	1	5.000	90%	5.556	0.463	x	70%	3.889	
VCC1V5 (12V-->1.5V)				2.300			0.319				TPS54620
TM6320C6578	1.50	0.850	1	0.850	90%	1.417	0.118	x	70%	0.992	
DDR3	1.50	0.240	5	1.200	90%	2.000	0.167	x	100%	2.000	
VCCDV75 (VTT for DDR3) 1.5V-->0.75V							x				TPS51200
DDR3	0.75	0.050	5	0.250	45%	0.417	0.135	x	70%	0.292	
VCC3V3_AUX (12V-->3.3V_AUX)				2.484			0.748				TPS54620
FPGA	3.30	0.024	1	0.024	85%	0.093	0.208	x	70%	0.065	
XD560V2 Mazenine Board	3.30	0.300	1	0.300	85%	1.165	0.297	x	70%	0.815	
FT1232H	3.30	0.210	1	0.210	85%	0.815	0.268	x	70%	0.571	
Others	3.30	0.660	1	0.660	85%	2.562	0.214	x	70%	1.794	
VCC1V8_AUX (3.3V_AUX-->1.8V_AUX)							x				TPS73701DCQ
FPGA	1.80	0.200	1	0.200	46%	0.783	0.265	x	70%	0.548	
Others	1.80	0.100	1	0.100	46%	0.391	0.233	x	70%	0.274	
VCC1V8 (3.3V_AUX ->1.8V)							x				TPS73701DCQ
TM6320C6578	1.80	0.330	1	0.330	46%	1.291	0.108	x	70%	0.904	
FT1232H	1.80	0.075	1	0.075	46%	0.293	0.024	x	70%	0.205	
VCC1V2_AUX (3.3V_AUX-->1.2V_AUX)							x				TPS73701DCQ
FPGA	1.20	0.125	1	0.125	30%	0.500	0.342	x	70%	0.350	
88E1111	1.00	0.250	1	0.250	90%	0.278	0.223	x	70%	0.194	
VCC2V5 (3.3V_AUX-->2.5V)							x				TPS73701DCQ
88E1111	2.50	0.210	1	0.210	65%	0.808	0.267	x	70%	0.565	
VCC5 (12V-->5V)				1.000			0.490				TPS54231
XD560V2 Mazenine Board	5.00	1.000	1	1.000	85%	5.882	0.490	x	70%	4.118	
VCC3V3_MP_RMC (150mA)				0.048			x	0.048			
MMC_MSP430	3.30	0.048	1	0.048	100%	0.158	x	0.048	70%	0.111	
Total power consumption						P_{max.}	I1v	IvSB		P_{op.}	
						33.291	2.762	0.096		23.909	

POWER DISTRIBUTION




- XILINX_XC3S200AN**
1.2V_AUX/0.125A (VCCINT)
3.3V_AUX/0.024A (VCCAUX)
- DSP TMS320C6678**
VCC1V0/8A Scaled/(CVDD)
VCC1V0/5A Fixed/(CVDD1)
VCC1V8/0.33A (DVDD10)
1.5V/0.85A (DDR3_IO)
0.75V/(DDR3_Vref)
- DDR3**
1.5V/1.2A (DDR3_VDD)
0.75V/0.25A (DDR3_Vref)
- 88E1111 (PHY)**
2.5V/0.21A
1.2V/0.25A
- FT2232H(USB-JTAG)**
3.3V/0.21A
- RS232**
3.3V
- FLASH**
1.8V
- SPI NOR FLASH**
1.8V
- XDS560V2 Mazzenine Board**
5.0V/1A
3.3V/0.3A


CLOCK DIAGRAM




FPGA_BLOCK









Management Map



Power for MSP430




MMC JTAG



MMC TEST
MMC_TDO
MMC_TDI
MMC_TMS
MMC_TCK
MMC_RST_N


TI_MSP430F5439PN



SPI I/F is for Advantech FPGA debugging.

The NU resistors on these connections to the MSP430 are for debug use only and will be used only with the shunts removed from pins 1 and 2 of CN7



SRIO




Caution!

"Place ALL SERDES DC-blocking caps on top layer adjacent to the DSP's RX pins so that there are no additional vias"


SGMII




PCIE




HyperLink







"The HyperLink routes must have a maximum of 2 vias and no via stubs top layer routing recommended "







Smart Reflex




1.8V









1.5V




1.0V & 1.5V for Serdes









Place near to DSP pins








CLOCK GEN2






CO-LAYOUT ECC Populated for 2Gb size.







RJ-45



Heatsink Holes



On board




Pin Header for debug


The diagram illustrates the electrical connections for the iPass Plus HD 1x1 Assy. It shows two main HyperLink interfaces, HyperLink 1 and HyperLink 2, connected to various signal lines. The connections are as follows:

- HyperLink 1:**
 - HyperLink_RXPMCLK (D1) to HyperLink_RXFLD (D3)
 - HyperLink_TXP0 (D4) to HyperLink_TXN0 (D6)
 - HyperLink_TXP2 (D7) to HyperLink_TXN2 (D9)
 - HyperLink_RXPMDAT (B1) to HyperLink_TXFLD (B3)
 - HyperLink_RXP0 (B5) to HyperLink_RXN0 (B7)
 - HyperLink_RXP2 (B8) to HyperLink_RXN2 (B9)
- HyperLink 2:**
 - HyperLink_TXPMDAT (C1) to HyperLink_TXPMDCLK (C3)
 - HyperLink_TXP1 (C4) to HyperLink_TXN1 (C6)
 - HyperLink_TXP3 (C7) to HyperLink_TXN3 (C9)
 - HyperLink_TXFLCLK (A1) to HyperLink_TXFLCLK (A3)
 - HyperLink_RXP1 (A5) to HyperLink_RXN1 (A7)
 - HyperLink_RXP3 (A8) to HyperLink_RXN3 (A9)

The diagram also shows the connection of the HyperLink 1 and HyperLink 2 signal lines to the HyperLink 1 and HyperLink 2 ports of the iPass Plus HD 1x1 Assy. The connections are labeled with the signal names and the corresponding pin numbers.

the interfaces on the 80-pin header are all 1.8V LVCMOS except for the UART which is 3.3V LVCMOS







PUDC:
 User I/O Pull-Up Control. When Low during configuration, enables pull-up resistors in all I/O pins to respective I/O bank VCCO input.
 0: Pull-ups during configuration
 1: No pull-ups


BOOT STRAP CONFIGURATION

default value : TBD



For BOOT MODE SWITCH

DSP GPIO TO FPGA



PHY 88E1111

CLOCK GEN

MMC SPI

UCD9222
VCC1V8 VID CTRL

FPGA EEPROM

Boot Configuration

DIP Switch	DSP	Boot Mode	Primary Function
			Pull Up Pull Down
BM_GPIO0	GPIO0	LENDIAN	Little Endian Big Endian
BM_GPIO1	GPIO1	BOOTMODE00	Boot Device
BM_GPIO2	GPIO2	BOOTMODE01	Boot Device
BM_GPIO3	GPIO3	BOOTMODE02	Boot Device
BM_GPIO4	GPIO4	BOOTMODE03	Device Cfg
BM_GPIO5	GPIO5	BOOTMODE04	Device Cfg
BM_GPIO6	GPIO6	BOOTMODE05	Device Cfg
BM_GPIO7	GPIO7	BOOTMODE06	Device Cfg
BM_GPIO8	GPIO8	BOOTMODE07	Device Cfg
BM_GPIO9	GPIO9	BOOTMODE08	Device Cfg
BM_GPIO10	GPIO10	BOOTMODE09	Device Cfg
BM_GPIO11	GPIO11	BOOTMODE10	PLL Multiplier/I2C
BM_GPIO12	GPIO12	BOOTMODE11	PLL Multiplier/I2C
BM_GPIO13	GPIO13	BOOTMODE12	PLL Multiplier/I2C
BM_GPIO14	GPIO14	PCIESSMODE0	Endpt/RootComplex
BM_GPIO15	GPIO15	PCIESSMODE1	Endpt/RootComplex

Boot Device

BM_GPIO	BOOT Device	NOTE
3 2 1	Device	
0 0 0	EMIF16	
0 0 1	sRIO	
0 1 0	SMGII	PA driven from core clk
0 1 1	SGMII	PA driver from PA clk
1 0 0	PCIe	
1 0 1	I2C	
1 1 0	SPI	
1 1 1	HyperLink	

Device Configuration

BM_GPIO [10:4]	Device Configuration Field	The device configuration fields GPIO[10:4] are used to configure the boot peripheral and, therefore, the bit definitions depend on the boot mode.
----------------	----------------------------	---

PLL Settings

BM_GPIO	INPUT	CorePac System PLL Configuration
13 12 11	CLK (MHz)	
0 0 0	50.00	
0 0 1	66.67	
0 1 0	80.00	PA driven from core clk
0 1 1	100.00	PA driver from PA clk
1 0 0	156.25	
1 0 1	250.00	
1 1 0	312.50	
1 1 1	122.88	



PCIe Mode selection(PCIESSMODE[1:0])

BM_GPIO [15:14]	INPUT	Description
00b		PCIe in End-point mode
01b		PCIe in Legacy End-point mode(no support for MSI)
10b		PCIe in Legacy Root complex mode








PCIESSN

Input	Description
0	Initial state of the power domain and the clock domain for PCIe subsystem is disabled
1	Initial state of the power domain and the clock domain for PCIe subsystem is enabled




DEBUG_LED



FPGA JTAG



For boundary scan by pass test



Always enabling :

BSC_JTAG_RST# --> FPGA_JTAG_RST#
BSC_JTAG_TCK --> FPGA_JTAG_TCK

When BSC_EN# = 1:

JTAG port (CN10) is only for FPGA debug and programming.

BSC_JTAG_TDO --> FPGA_JTAG_TDI
BSC_JTAG_TDI --> FPGA_JTAG_TDO
BSC_JTAG_TMS --> FPGA_JTAG_TMS


When BSC_EN# = 0:

JTAG port (CN10) is a boundary scan feature.
The sequence is FPGA, 88E1111, then UCD9222.
BSC_JTAG_TCK --> FPGA_JTAG_TCK

BSC_JTAG_TCK --> 9222_JTAG_TCK


BSC_JTAG_TMS --> PHY_9222_JTAG_TMS
BSC_JTAG_TCK --> PHY_JTAG_TCK
BSC_JTAG_TDO --> FPGA_JTAG_TDI
FPGA_JTAG_TDO --> PHY_JTAG_TDI
PHY_JTAG_TDO --> 9222_JTAG_TDI
9222_JTAG_TDO --> BSC_JTAG_TDI

Designed for TI by ADVANTECH




File	FPGA_XC3S200AN_C		
Size	Document Number	DSPM-8301E	Rev A101-1
Date	Wednesday, May 18, 2011	Sheet	32 of 40

CVDD / VCC1V0




PMBus Address Bins

PMBus Address	PMBus RESISTANCE (K ohm)
OPEN	--
11	205
10	178
9	154
8	133
7	115
6	100
5	86.6
4	75
3	64.9
2	56.2
1	48.7
0	42.2
SHORT	--



Corresponding "EA" Pins MUST be routed as differential signals and connected next to DSP for specific rails

Series resistors on EA nets to be placed at the load for proper voltage feedback.




+++output capacitor Calculation for VCC1V0+++

$$V_{PPQ} = \frac{\Delta I}{8 \times C \times f_s}$$

(VPPQ=10mV)

$$C = 5 / (10m \times 8 \times 750k)$$

$$C = 83.3\mu F$$



+++Inductor Calculation for VCC1V0+++

$$L = \frac{V_{IN} - V_{OUT}}{\Delta I} \times D$$

$$L = (12 - 1) / 5 \times (1/12) / 750K$$

$$L = (11 / 5) \times (0.083 / 750K)$$

$$L = 0.243 \mu H$$

+++Inductor Calculation for CVDD+++

$$L = \frac{V_{IN} - V_{OUT}}{\Delta I} \times D$$

$$L = (12 - 1) / (8 \times (1/12) / 750K)$$

$$L = (11 / 8) \times (0.083 / 750K)$$

$$L = 0.152 \mu H$$

+++output capacitor Calculation for VCC1V0+++


$$V_{PPQ} = \frac{\Delta I}{8 \times C \times f_s}$$

(VPPQ=10mV)

$$C = 8 / (10m \times 8 \times 750k)$$


$$C = 133.3\mu F$$

Designed for TI by ADVANTECH



Power ucd9222		
File	Document Number	Rev
C	DSPM-8301E	A101-1
Date	Wednesday, May 18, 2011	Sheet 38 of 40


VCC1V2



$$V_{out} = (R1 + R2) / R2 * 1.204$$

$$1.204V = (0 + 10k) / 10k * 1.204$$


VCC1V8_AUX



$$V_{out} = (R1 + R2) / R2 * 1.204$$

$$1.805V = (28k + 56.2k) / 56.2k * 1.205$$


VCC2V5



$$V_{out} = (R1 + R2) / R2 * 1.204$$

$$2.50V = (39.2k + 36.5k) / 36.5k * 1.204$$


VCC1V8



$$V_{out} = (R1 + R2) / R2 * 1.204$$

$$1.805V = (28k + 56.2k) / 56.2k * 1.205$$

VCC0V75




$$0.75V @ 0.25A$$

VCC3V3_AUX

Assume 90% Pe,
 $I_{in} = (3.3V * 2.58A) / 90\% / 12V = 788mA$

12V@0.79A

3.3V_AUX @2.585A



$$V_{out} = 0.8 V * (R1/R2 + 1)$$

$$3.3 = 0.8 V * (10k/3.1k + 1)$$

(Over all tolerance is 5% ,DC tolerance is 2.5%)

+++output capacitor Calculation+++

$$C_{out} = (2 * \Delta I_{out}) / (F_{sw} * \Delta V_{out})$$

$$C_{out} = (2 * 2.58) / (1MHz * 0.0825)$$

$$C_{out} = (5.16) / (82500)$$

$$C_{out} = 63uF$$

Reference Capacitor=100uF

+++Inductor Calculation+++

$$L = ((V_{in(max)} - V_{out}) / I_{out} * Kind) * (V_{out} / (V_{in(max)} * F_{sw}))$$

$$L = ((12.6 - 3.3) / 2.58 * Kind) * (3.3 / (12.7 * 1MHz))$$

$$L = ((9.3 / 2.58 * 0.3) * (3.3 / (12.7M)))$$

$$L = (9.3 / 0.774) * (0.26M)$$

$$L = 3.12uH$$


Reference Inductor 3.3uH

VCC5

Assume 80% Pe,
 $I_{in} = (5V * 1A) / 80\% / 12V = 520mA$

12V@0.52A

5V @1A



$$V_{out} = 0.8 V * (R1/R2 + 1)$$

$$5 = 0.8 V * (10k/1.87k + 1)$$

+++output capacitor Calculation+++

$$C_{out} = (2 * \Delta I_{out}) / (F_{sw} * \Delta V_{out})$$

$$C_{out} = 1 / (2 * 3.14 * 5 * 25K)$$

$$C_{out} = 1.3 uF$$

Reference Capacitor=100uF

+++Inductor Calculation+++

$$L = ((V_{in(max)} - V_{out}) / I_{out} * Kind) * (V_{out} / (V_{in(max)} * F_{sw}))$$


$$L = ((12.6 - 5) / 1 * Kind) * (5 / (12.7 * 570K))$$

$$L = ((7.6 / 0.3) * (5 / (7239K)))$$


$$L = (25.3) * (0.69M)$$

$$L = 17.5uH$$

Reference Inductor 22uH



VCC1V5



(Over all tolerance is 5% ,DC tolerance is 2.5%)

+++output capacitor Calculation+++
 $C_{out} = (2 * \Delta I_{out}) / (F_{sw} * \Delta V_{out})$
 $C_{out} = (2 * 2.12) / (1MHz * 0.0375)$
 $C_{out} = (4.24) / (37500)$
 $C_{out} = 113uF$
 Reference Capacitor=100uF*2=200uF

+++Inductor Calculation+++ (KIND=0.3)
 $L = ((V_{in(max)} - V_{out}) / I_{out} * Kind) * (V_{out} / (V_{in(max)} * F_{sw}))$
 $L = ((12.6 - 1.5) / 2.12 * Kind) * (1.5 / (12.7M))$
 $L = ((11.1 / 2.12 * 0.3) * (1.5 / (12.7M)))$
 $L = (11.1 / 0.636) * (0.12M)$
 $L = 2.09uH$
 Reference Inductor 3.3uH