

# TMS320C6455 Chip Support Library API Reference Guide

September 2006

### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address:  
Texas Instruments  
Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2005, Texas Instruments Incorporated

---

## **Preface**

### **Read This First**

---

---

---

#### ***About This Manual***

The API reference guide serves as a software programmer's handbook for working with the TMS320C6455 CSL.

The purpose of this document is to identify the set of published Chip Support Library (CSL) APIs for the TMS320TCI6455 device. The application developer is expected to refer to this document while designing applications that use these modules.

---

**Abbreviations**

Table of Abbreviations

<b>Abbreviation</b>	<b>Description</b>
API	Application Programming Interface
CSL	Chip Support Library
EDMA	Enhanced Direct Memory Access
MCBSP	Multi Channel Serial Processor
VCP	Viterbi Decoder Coprocessor
TCP	Turbo Decoder Coprocessor
TSC	Time Stamp Counter
IDMA	Internal DMA
DDR	Double Data Rate
EMIF	External Memory Interface
GPIO	General Purpose Input/Output
I2C	Inter Integrated Circuit
HPI	Host Port Interface
INTC	Interrupt Controller
PLL	PLL Controller
SRIO	Serial Rapid IO
BWMNGMT	Bandwidth Management
MEMPROT	Memory Protection
CFG	Configuration
PWRDWN	Power Down

---

**TABLE OF CONTENTS**


---

<b>Chapter 1 Introduction .....</b>	<b>22</b>
<b>1.1 Introduction .....</b>	<b>23</b>
<b>1.2 Overview .....</b>	<b>23</b>
<b>1.3 CSL Interface .....</b>	<b>23</b>
<b>1.4 Functional Layer .....</b>	<b>24</b>
1.4.1 CSL Basic Data Types .....	24
1.4.2 Functional Layer Naming Conventions .....	25
1.4.3 Symbolic Constants .....	26
1.4.4 Error Codes .....	26
<b>1.5 Register Layer .....</b>	<b>27</b>
1.5.1 Register Layer Naming Conventions .....	27
1.5.2 Register Overlay Structure .....	28
1.5.3 Register Layer Symbolic Constants .....	29
1.5.4 Register Layer Macros .....	30
<b>1.6 C++ Compatibility .....</b>	<b>30</b>
<b>1.7 INTC Software Architecture .....</b>	<b>30</b>
1.7.1 The Interrupt Controller .....	31
1.7.2 INTC Module Initialization .....	32
1.7.3 Interrupt Dispatcher Specifics .....	33
1.7.4 INTC API Call Sequence .....	33
<b>CHAPTER 2 DAT MODULE .....</b>	<b>34</b>
<b>2.1 Overview .....</b>	<b>35</b>
<b>2.2 Functions .....</b>	<b>36</b>
2.2.1 DAT_open .....	36
2.2.2 DAT_close .....	36
2.2.3 DAT_copy .....	37
2.2.4 DAT_fill .....	38
2.2.5 DAT_wait .....	39
2.2.6 DAT_busy .....	40
2.2.7 DAT_copy2d .....	41
2.2.8 DAT_setPriority .....	42
<b>2.3 Data Structures .....</b>	<b>44</b>
2.3.1 DAT_Setup .....	44
<b>2.4 Macros .....</b>	<b>45</b>
<b>Chapter 3 DDR2 Module .....</b>	<b>46</b>
<b>3.1 Overview .....</b>	<b>47</b>
<b>3.2 Functions .....</b>	<b>48</b>
3.2.1 CSL_ddr2Init .....	48
3.2.2 CSL_ddr2Open .....	48
3.2.3 CSL_ddr2Close .....	49
3.2.4 CSL_ddr2HwSetup .....	50
3.2.5 CSL_ddr2GetHwSetup .....	51
3.2.6 CSL_ddr2HwControl .....	52
3.2.7 CSL_ddr2GetHwStatus .....	53
3.2.8 CSL_ddr2HwSetupRaw .....	54
3.2.9 CSL_ddr2GetBaseAddress .....	55
<b>3.3 Data Structures .....</b>	<b>57</b>
3.3.1 CSL_Ddr2Obj .....	57
3.3.2 CSL_Ddr2Config .....	57
3.3.3 CSL_Ddr2Context .....	57
3.3.4 CSL_Ddr2Param .....	58
3.3.5 CSL_Ddr2HwSetup .....	58
3.3.6 CSL_Ddr2BaseAddress .....	58

3.3.7 CSL_Ddr2Timing1 .....	58
3.3.8 CSL_Ddr2Timing2 .....	59
3.3.9 CSL_Ddr2Settings .....	60
3.3.10 CSL_Ddr2ModIdRev .....	60
<b>3.4 Enumerations .....</b>	<b>61</b>
3.4.1 CSL_Ddr2CasLatency .....	61
3.4.2 CSL_Ddr2IntBank .....	61
3.4.3 CSL_Ddr2PageSize .....	61
3.4.4 CSL_Ddr2SelfRefresh .....	61
3.4.5 CSL_Ddr2HwStatusQuery .....	62
3.4.6 CSL_Ddr2HwControlCmd .....	62
3.4.7 CSL_Ddr2Mode .....	63
3.4.8 CSL_Ddr2Drive .....	63
<b>3.5 Macros .....</b>	<b>64</b>
<b>3.6 Typedefs .....</b>	<b>66</b>
<b>CHAPTER 4 EDMA MODULE .....</b>	<b>67</b>
<b>4.1 Overview .....</b>	<b>68</b>
<b>4.2 Functions .....</b>	<b>69</b>
4.2.1 CSL_edma3Init .....	69
4.2.2 CSL_edma3Open .....	69
4.2.3 CSL_edma3Close .....	70
4.2.4 CSL_edma3HwSetup .....	71
4.2.5 CSL_edma3GetHwSetup .....	73
4.2.6 CSL_edma3HwControl .....	74
4.2.7 CSL_edma3GetHwStatus .....	75
4.2.8 CSL_edma3ccGetModuleBaseAddr .....	76
4.2.9 CSL_edma3ChannelOpen .....	77
4.2.10 CSL_edma3ChannelClose .....	79
4.2.11 CSL_edma3HwChannelSetupParam .....	80
4.2.12 CSL_edma3HwChannelSetupTriggerWord .....	82
4.2.13 CSL_edma3HwChannelSetupQue .....	83
4.2.14 CSL_edma3GetHwChannelSetupParam .....	84
4.2.15 CSL_edma3GetHwChannelSetupTriggerWord .....	86
4.2.16 CSL_edma3GetHwChannelSetupQue .....	87
4.2.17 CSL_edma3HwChannelControl .....	88
4.2.18 CSL_edma3GetHwChannelStatus .....	90
4.2.19 CSL_edma3GetParamHandle .....	92
4.2.20 CSL_edma3ParamSetup .....	93
4.2.21 CSL_edma3ParamWriteWord .....	95
<b>4.3 Data Structures .....</b>	<b>98</b>
4.3.1 CSL_Edma3Obj .....	98
4.3.2 CSL_Edma3ParamSetup .....	98
4.3.3 CSL_Edma3ChannelObj .....	99
4.3.4 CSL_Edma3CtrlErrStat .....	99
4.3.5 CSL_Edma3QueryInfo .....	99
4.3.6 CSL_Edma3ActivityStat .....	100
4.3.7 CSL_Edma3QueStat .....	100
4.3.8 CSL_Edma3CmdRegion .....	101
4.3.9 CSL_Edma3CmdQrae .....	101
4.3.10 CSL_Edma3CmdIntr .....	101
4.3.11 CSL_Edma3CmdDrae .....	101
4.3.12 CSL_Edma3CmdQuePri .....	102
4.3.13 CSL_Edma3CmdQueThr .....	102
4.3.14 CSL_Edma3ModuleBaseAddress .....	102
4.3.15 CSL_Edma3ChannelAttr .....	103

4.3.16 CSL_Edma3ChannelErr .....	103
4.3.17 CSL_Edma3HwQdmaChannelSetup .....	103
4.3.18 CSL_Edma3HwDmaChannelSetup .....	103
4.3.19 CSL_Edma3HwSetup .....	104
4.3.20 CSL_Edma3MemFaultStat .....	104
<b>4.4 Enumerations .....</b>	<b>105</b>
4.4.1 CSL_Edma3QuePri .....	105
4.4.2 CSL_Edma3QueThr .....	105
4.4.3 CSL_Edma3HwControlCmd .....	106
4.4.4 CSL_Edma3HwStatusQuery .....	107
4.4.5 CSL_Edma3HwChannelControlCmd .....	108
4.4.6 CSL_Edma3HwChannelStatusQuery .....	108
<b>4.5 Macros .....</b>	<b>110</b>
<b>4.6 Typedefs .....</b>	<b>115</b>
<b>Chapter 5 EDMA2.x Module .....</b>	<b>116</b>
<b>5.1 Overview .....</b>	<b>117</b>
<b>5.2 Functions .....</b>	<b>118</b>
5.2.1 EDMA_reset .....	118
5.2.2 EDMA_resetAll .....	118
5.2.3 EDMA_open .....	119
5.2.4 EDMA_close .....	120
5.2.5 EDMA_allocTable .....	120
5.2.6 EDMA_freeTable .....	121
5.2.7 EDMA_allocTableEx .....	121
5.2.8 EDMA_freeTableEx .....	122
5.2.9 EDMA_clearPram .....	123
5.2.10 EDMA_intAlloc .....	123
5.2.11 EDMA_intFree .....	124
5.2.12 EDMA_config .....	125
5.2.13 EDMA_configArgs .....	126
5.2.14 EDMA_getConfig .....	128
5.2.15 EDMA_qdmaConfig .....	128
5.2.16 EDMA_qdmaConfigArgs .....	130
5.2.17 EDMA_qdmaGetConfig .....	131
5.2.18 EDMA_getScratchAddr .....	132
5.2.19 EDMA_getScratchSize .....	132
5.2.20 EDMA_enableChannel .....	133
5.2.21 EDMA_disableChannel .....	134
5.2.22 EDMA_setChannel .....	134
5.2.23 EDMA_getChannel .....	135
5.2.24 EDMA_clearChannel .....	136
5.2.25 EDMA_getTableAddress .....	136
5.2.26 EDMA_intEnable .....	137
5.2.27 EDMA_intDisable .....	137
5.2.28 EDMA_intClear .....	138
5.2.29 EDMA_intTest .....	139
5.2.30 EDMA_intReset .....	139
5.2.31 EDMA_intResetAll .....	140
5.2.32 EDMA_link .....	140
5.2.33 EDMA_chain .....	141
5.2.34 EDMA_enableChaining .....	142
5.2.35 EDMA_disableChaining .....	143
<b>5.3 Data Structures .....</b>	<b>145</b>
5.3.1 EDMA_Config .....	145
<b>5.4 Macros .....</b>	<b>146</b>

<b>5.5 Typedefs .....</b>	<b>151</b>
<b>Chapter 6 EMIFA Module .....</b>	<b>152</b>
<b>6.1 Overview .....</b>	<b>153</b>
<b>6.2 Functions.....</b>	<b>154</b>
6.2.1 CSL_emifaInit.....	154
6.2.2 CSL_emifaOpen.....	154
6.2.3 CSL_emifaClose .....	155
6.2.4 CSL_emifaHwSetupRaw.....	156
6.2.5 CSL_emifaHwSetup.....	157
6.2.6 CSL_emifaGetHwSetup .....	158
6.2.7 CSL_emifaHwControl.....	159
6.2.8 CSL_emifaGetHwStatus .....	160
6.2.9 CSL_emifaGetBaseAddress .....	161
<b>6.3 Data Structures .....</b>	<b>163</b>
6.3.1 CSL_EmifaObj.....	163
6.3.2 CSL_EmifaConfig.....	163
6.3.3 CSL_EmifaContext.....	164
6.3.4 CSL_EmifaHwSetup.....	164
6.3.5 CSL_EmifaParam.....	164
6.3.6 CSL_EmifaBaseAddress.....	164
6.3.7 CSL_EmifaAsync .....	165
6.3.8 CSL_EmifaSync .....	165
6.3.9 CSL_EmifaMemType .....	166
6.3.10 CSL_EmifaAsyncWait.....	166
6.3.11 CSL_EmifaModIdRev.....	167
<b>6.4 Enumerations .....</b>	<b>168</b>
6.4.1 CSL_EmifaArdyPol.....	168
6.4.2 CSL_EmifaHwStatusQuery .....	168
6.4.3 CSL_EmifaHwControlCmd.....	168
6.4.4 CSL_EmifaMemoryType .....	169
<b>6.5 Macros.....</b>	<b>170</b>
<b>6.6 Typedefs .....</b>	<b>172</b>
<b>Chapter 7 GPIO Module .....</b>	<b>173</b>
<b>7.1 Overview .....</b>	<b>174</b>
<b>7.2 Functions.....</b>	<b>175</b>
7.2.1 CSL_gpioInit.....	175
7.2.2 CSL_gpioOpen.....	175
7.2.3 CSL_gpioClose .....	176
7.2.4 CSL_gpioHwSetup .....	177
7.2.5 CSL_gpioHwSetupRaw.....	178
7.2.6 CSL_gpioGetHwSetup .....	179
7.2.7 CSL_gpioHwControl.....	180
7.2.8 CSL_gpioGetHwStatus .....	181
7.2.9 CSL_gpioGetBaseAddress .....	182
<b>7.3 Data Structures .....</b>	<b>183</b>
7.3.1 CSL_GpioObj .....	183
7.3.2 CSL_GpioConfig .....	183
7.3.3 CSL_GpioContext .....	184
7.3.4 CSL_GpioParam .....	184
7.3.5 CSL_GpioHwSetup .....	184
7.3.6 CSL_GpioBaseAddress .....	184
7.3.7 CSL_GpioPinConfig.....	184
7.3.8 CSL_GpioPinData .....	185
<b>7.4 Enumerations .....</b>	<b>186</b>
7.4.1 CSL_GpioDirection.....	186



7.4.2 CSL_GpioTriggerType .....	186
7.4.3 CSL_GpioHwControlCmd .....	186
7.4.4 CSL_GpioHwStatusQuery .....	187
7.4.5 CSL_GpioPinNum .....	187
<b>7.5 Macros.....</b>	<b>189</b>
<b>7.6 Typedefs .....</b>	<b>190</b>
<b>Chapter 8 HPI Module .....</b>	<b>191</b>
<b>8.1 Overview .....</b>	<b>192</b>
<b>8.2 Functions .....</b>	<b>193</b>
8.2.1 CSL_hpiInit .....	193
8.2.2 CSL_hpiOpen .....	193
8.2.3 CSL_hpiClose .....	194
8.2.4 CSL_hpiHwSetup .....	195
8.2.5 CSL_hpiHwControl .....	196
8.2.6 CSL_hpiGetHwStatus .....	197
8.2.7 CSL_hpiHwSetupRaw .....	198
8.2.8 CSL_hpiGetHwSetup .....	199
8.2.9 CSL_hpiGetBaseAddress .....	200
<b>8.3 Data Structures .....</b>	<b>201</b>
8.3.1 CSL_HpiObj .....	201
8.3.2 CSL_HpiConfig .....	201
8.3.3 CSL_HpiContext .....	201
8.3.4 CSL_HpiParam .....	201
8.3.5 CSL_HpiHwSetup .....	202
8.3.6 CSL_HpiBaseAddress .....	202
8.3.7 CSL_HpiAddrCfg .....	202
<b>8.4 Enumerations .....</b>	<b>203</b>
8.4.1 CSL_HpiHwStatusQuery .....	203
8.4.2 CSL_HpiHwControlCmd .....	203
8.4.3 CSL_HpiCtrl .....	203
<b>8.5 Macros.....</b>	<b>205</b>
<b>8.6 Typedefs .....</b>	<b>206</b>
<b>Chapter 9 I2C Module.....</b>	<b>207</b>
<b>9.1 Overview .....</b>	<b>208</b>
<b>9.2 Functions .....</b>	<b>209</b>
9.2.1 CSL_i2cInit .....	209
9.2.2 CSL_i2cOpen .....	209
9.2.3 CSL_i2cClose .....	210
9.2.4 CSL_i2cHwSetup .....	211
9.2.5 CSL_i2cGetHwSetup .....	212
9.2.6 CSL_i2cHwControl .....	213
9.2.7 CSL_i2cRead .....	214
9.2.8 CSL_i2cWrite .....	215
9.2.9 CSL_i2cHwSetupRaw .....	216
9.2.10 CSL_i2cGetHwStatus .....	216
9.2.11 CSL_i2cGetBaseAddress .....	217
<b>9.3 Data Structures .....</b>	<b>219</b>
9.3.1 CSL_I2cObj .....	219
9.3.2 CSL_I2cConfig .....	219
9.3.3 CSL_I2cContext .....	220
9.3.4 CSL_I2cParam .....	220
9.3.5 CSL_I2cClkSetup .....	220
9.3.6 CSL_I2cHwSetup .....	220
9.3.7 CSL_I2cBaseAddress .....	221
<b>9.4 Enumerations .....</b>	<b>222</b>

9.4.1 CSL_I2cHwStatusQuery .....	222
9.4.2 CSL_I2cHwControlCmd .....	223
<b>9.5 Macros.....</b>	<b>225</b>
<b>9.6 Typedefs .....</b>	<b>228</b>
<b>Chapter 10 INTC Module .....</b>	<b>229</b>
<b>10.1 Overview .....</b>	<b>230</b>
<b>10.2 Functions .....</b>	<b>231</b>
10.2.1 CSL_intcInit .....	231
10.2.2 CSL_intcOpen .....	231
10.2.3 CSL_intcClose .....	233
10.2.4 CSL_intcPlugEventHandler .....	234
10.2.5 CSL_intcHookIsr .....	235
10.2.6 CSL_intcHwControl .....	237
10.2.7 CSL_intcGetHwStatus .....	238
10.2.8 CSL_intcGlobalEnable .....	240
10.2.9 CSL_intcGlobalDisable .....	240
10.2.10 CSL_intcGlobalRestore .....	241
10.2.11 CSL_intcGlobalNmiEnable .....	242
10.2.12 CSL_intcGlobalExcepEnable .....	242
10.2.13 CSL_intcGlobalExtExcepEnable .....	243
10.2.14 CSL_intcGlobalExcepClear .....	243
10.2.15 CSL_intcExcepAllEnable .....	244
10.2.16 CSL_intcExcepAllDisable .....	245
10.2.17 CSL_intcExcepAllRestore .....	246
10.2.18 CSL_intcExcepAllClear .....	247
10.2.19 CSL_intcExcepAllStatus .....	248
10.2.20 CSL_intcQueryDropStatus .....	249
10.2.21 CSL_intcMapEventVector .....	250
10.2.22 CSL_intcEventEnable .....	251
10.2.23 CSL_intcEventDisable .....	251
10.2.24 CSL_intcEventRestore .....	252
10.2.25 CSL_intcEventSet .....	252
10.2.26 CSL_intcEventClear .....	253
10.2.27 CSL_intcCombinedEventClear .....	254
10.2.28 CSL_intcCombinedEventGet .....	254
10.2.29 CSL_intcCombinedEventEnable .....	255
10.2.30 CSL_intcCombinedEventDisable .....	256
10.2.31 CSL_intcCombinedEventRestore .....	256
10.2.32 CSL_intcInterruptDropEnable .....	257
10.2.33 CSL_intcInterruptDropDisable .....	258
10.2.34 CSL_intcInvokeEventHandle .....	258
10.2.35 CSL_intcQueryEventStatus .....	259
10.2.36 CSL_intcInterruptEnable .....	259
10.2.37 CSL_intcInterruptDisable .....	260
10.2.38 CSL_intcInterruptRestore .....	260
10.2.39 CSL_intcInterruptSet .....	261
10.2.40 CSL_intcInterruptClear .....	262
10.2.41 CSL_intcQueryInterruptStatus .....	262
10.2.42 CSL_intcExcepEnable .....	263
10.2.43 CSL_intcExcepDisable .....	263
10.2.44 CSL_intcExcepRestore .....	264
10.2.45 CSL_intcExcepClear .....	265
<b>10.3 Data Structures .....</b>	<b>265</b>
10.3.1 CSL_IntcObj .....	265
10.3.2 CSL_IntcContext .....	265

10.3.3 CSL_IntcEventHandlerRecord .....	266
10.3.4 CSL_IntcDropStatus.....	266
<b>10.4 Enumerations .....</b>	<b>267</b>
10.4.1 CSL_IntcVectId .....	267
10.4.2 CSL_IntcHwControlCmd .....	267
10.4.3 CSL_IntcHwStatusQuery .....	268
10.4.4 CSL_IntcExcepEn .....	268
10.4.5 CSL_IntcExcep.....	269
<b>10.5 Macros.....</b>	<b>270</b>
<b>10.6 Typedefs .....</b>	<b>271</b>
<b>Chapter 11 MCBSP Module .....</b>	<b>272</b>
<b>11.1 Overview .....</b>	<b>273</b>
<b>11.2 Functions .....</b>	<b>274</b>
11.2.1 CSL_mcbbspInit .....	274
11.2.2 CSL_mcbbspOpen .....	274
11.2.3 CSL_mcbbspClose .....	275
11.2.4 CSL_mcbbspHwSetup .....	276
11.2.5 CSL_mcbbspHwSetupRaw .....	277
11.2.6 CSL_mcbbspRead .....	278
11.2.7 CSL_mcbbspWrite .....	279
11.2.8 CSL_mcbbspIoWrite .....	280
11.2.9 CSL_mcbbspIoRead .....	281
11.2.10 CSL_mcbbspHwControl .....	282
11.2.11 CSL_mcbbspGetHwStatus.....	283
11.2.12 CSL_mcbbspGetHwSetup .....	285
11.2.13 CSL_mcbbspGetBaseAddress .....	286
<b>11.3 Data Structures .....</b>	<b>287</b>
11.3.1 CSL_McbbspObj .....	287
11.3.2 CSL_McbbspConfig .....	287
11.3.3 CSL_McbbspContext .....	288
11.3.4 CSL_McbbspHwSetup .....	288
11.3.5 CSL_McbbspParam .....	289
11.3.6 CSL_McbbspBaseAddress .....	289
11.3.7 CSL_McbbspBlkAssign .....	289
11.3.8 CSL_McbbspChanControl .....	289
11.3.9 CSL_McbbspDataSetup.....	289
11.3.10 CSL_McbbspClkSetup .....	290
11.3.11 CSL_McbbspGlobalSetup .....	291
11.3.12 CSL_McbbspMulChSetup .....	292
<b>11.4 Enumerations .....</b>	<b>293</b>
11.4.1 CSL_McbbspWordLen .....	293
11.4.2 CSL_McbbspCompand .....	293
11.4.3 CSL_McbbspDataDelay .....	293
11.4.4 CSL_McbbspIntMode.....	293
11.4.5 CSL_McbbspFsClkMode.....	294
11.4.6 CSL_McbbspTxRxClkMode .....	294
11.4.7 CSL_McbbspFsPol.....	294
11.4.8 CSL_McbbspClkPol .....	294
11.4.9 CSL_McbbspSrgClk .....	295
11.4.10 CSL_McbbspTxFsMode.....	295
11.4.11 CSL_McbbspIoMode .....	295
11.4.12 CSL_McbbspClkStp .....	295
11.4.13 CSL_McbbspPartMode .....	296
11.4.14 CSL_McbbspPABlk .....	296
11.4.15 CSL_McbbspPBBIk .....	296

11.4.16 CSL_McbspEmu .....	296
11.4.17 CSL_McbspPartition.....	297
11.4.18 CSL_McbspBlock .....	297
11.4.19 CSL_McbspChCtrl.....	297
11.4.20 CSL_McbspChType .....	298
11.4.21 CSL_McbspDlbMode .....	298
11.4.22 CSL_McbspPhase.....	298
11.4.23 CSL_McbspFrmSync .....	298
11.4.24 CSL_McbspRjustDxena .....	299
11.4.25 CSL_McbspClkgSyncMode .....	299
11.4.26 CSL_McbspRstStat.....	299
11.4.27 CSL_McbspBitReversal .....	299
11.4.28 CSL_McbspControlCmd.....	300
11.4.29 CSL_McbspHwStatusQuery .....	300
<b>11.5 Macros.....</b>	<b>302</b>
<b>11.6 Typedefs .....</b>	<b>305</b>
<b>Chapter 12 PLLC Module .....</b>	<b>306</b>
<b>12.1 Overview .....</b>	<b>307</b>
<b>12.2 Functions .....</b>	<b>308</b>
12.2.1 CSL_pllClnit .....	308
12.2.2 CSL_pllCOpen .....	308
12.2.3 CSL_pllCclose .....	309
12.2.4 CSL_pllCHwSetup .....	310
12.2.5 CSL_pllCHwControl .....	311
12.2.6 CSL_pllCGetHwStatus .....	312
12.2.7 CSL_pllCHwSetupRaw .....	313
12.2.8 CSL_pllCGetHwSetup.....	314
12.2.9 CSL_pllCGetBaseAddress.....	315
<b>12.3 Data Structures .....</b>	<b>316</b>
12.3.1 CSL_PllCObj .....	316
12.3.2 CSL_PllCConfig .....	316
12.3.3 CSL_PllCContext .....	316
12.3.4 CSL_PllCHwSetup .....	317
12.3.5 CSL_PllCParam .....	317
12.3.6 CSL_PllCBaseAddress .....	317
12.3.7 CSL_PllCDivRatio .....	318
12.3.8 CSL_PllCDivideControl .....	318
<b>12.4 Enumerations .....</b>	<b>319</b>
12.4.1 CSL_PllCPllBypassMode .....	319
12.4.2 CSL_PllCDivCtrl .....	319
12.4.3 CSL_PllCHwControlCmd .....	319
12.4.4 CSL_PllCHwStatusQuery .....	320
<b>12.5 Macros.....</b>	<b>321</b>
<b>12.6 Typedefs .....</b>	<b>325</b>
<b>Chapter 13 SRIO Module.....</b>	<b>326</b>
<b>13.1 Overview .....</b>	<b>327</b>
<b>13.2 Functions .....</b>	<b>328</b>
13.2.1 CSL_srioInit.....	328
13.2.2 CSL_srioOpen.....	328
13.2.3 CSL_srioClose .....	329
13.2.4 CSL_srioHwSetup .....	330
13.2.5 CSL_srioHwControl .....	331
13.2.6 CSL_srioGetHwStatus .....	332
13.2.7 CSL_srioHwSetupRaw.....	333
13.2.8 CSL_srioGetHwSetup .....	334

13.2.9 CSL_srioLsuSetup .....	335
13.2.10 CSL_srioGetBaseAddress .....	336
<b>13.3 Data Structures .....</b>	<b>338</b>
13.3.1 CSL_SrioObj .....	338
13.3.2 CSL_SrioConfig .....	338
13.3.3 CSL_SrioContext .....	340
13.3.4 CSL_SrioHwSetup .....	340
13.3.5 CSL_SrioParam .....	342
13.3.6 CSL_SrioBaseAddress .....	342
13.3.7 CSL_SrioCfgLsuRegs .....	342
13.3.8 CSL_SrioCfgPortRegs .....	342
13.3.9 CSL_SrioCfgPortErrorRegs .....	343
13.3.10 CSL_SrioCfgPortOptionRegs .....	343
13.3.11 CSL_SrioControlSetup .....	344
13.3.12 CSL_SrioDevInfo .....	344
13.3.13 CSL_SrioAssyInfo .....	345
13.3.14 CSL_SrioCntlSym .....	345
13.3.15 CSL_SrioLogTrErrInfo .....	345
13.3.16 CSL_SrioPortData .....	346
13.3.17 CSL_SrioPortGenConfig .....	346
13.3.18 CSL_SrioPortCntlConfig .....	347
13.3.19 CSL_SrioPortErrConfig .....	347
13.3.20 CSL_SrioPidNumber .....	348
13.3.21 CSL_SrioDevIdConfig .....	348
13.3.22 CSL_SrioBlkEn .....	348
13.3.23 CSL_SrioPktFwdCntl .....	349
13.3.24 CSL_SrioLsuCompStat .....	349
13.3.25 CSL_SrioLongAddress .....	350
13.3.26 CSL_SrioPortErrCapt .....	350
13.3.27 CSL_SrioPortWriteCapt .....	350
13.3.28 CSL_SrioDirectIO_ConfigXfr .....	351
13.3.29 CSL_SrioSerDesPllCfg .....	352
13.3.30 CSL_SrioSerDesRxCfg .....	352
13.3.31 CSL_SrioSerDesTxCfg .....	353
<b>13.4 Enumerations .....</b>	<b>354</b>
13.4.1 CSL_SrioHwControlCmd .....	354
13.4.2 CSL_SrioHwStatusQuery .....	356
13.4.3 CSL_SrioPortCaptType .....	358
13.4.4 CSL_SrioPortNum .....	358
13.4.5 CSL_SrioDiscoveryTimer .....	358
13.4.6 CSL_SrioPwTimer .....	359
13.4.7 CSL_SrioSilenceTimer .....	359
13.4.8 CSL_SrioBusTransPriority .....	360
13.4.9 CSL_SrioClkDiv .....	360
13.4.10 CSL_SrioTxPriorityWm .....	361
13.4.11 CSL_SrioAddrSelect .....	361
13.4.12 CSL_SrioBufMode .....	361
13.4.13 CSL_SrioPortWidthOverride .....	362
13.4.14 CSL_SrioErrRtBias .....	362
13.4.15 CSL_SrioPortLnkTimeout .....	362
13.4.16 CSL_SrioCompCode .....	363
13.4.17 CSL_SrioErrRtNum .....	363
13.4.18 CSL_SrioSerDesLoopBandwidth .....	363
13.4.19 CSL_SrioSerDesPllMply .....	364
13.4.20 CSL_SrioSerDesLos .....	364

13.4.21 CSL_SrioSerDesSymAlignment .....	364
13.4.22 CSL_SrioSerDesTermination .....	365
13.4.23 CSL_SrioSerDesRate .....	365
13.4.24 CSL_SrioSerDesBusWidth .....	365
13.4.25 CSL_SrioSerDesCommonMode .....	365
13.4.26 CSL_SrioSerDesSwingCfg .....	366
<b>13.5 Macros.....</b>	<b>367</b>
<b>13.6 Typedefs .....</b>	<b>378</b>
<b>Chapter 14 TCP2 Module .....</b>	<b>379</b>
<b>14.1 Overview .....</b>	<b>380</b>
<b>14.2 Functions .....</b>	<b>381</b>
14.2.1 TCP2_setParams .....	381
14.2.2 TCP2_tailConfig .....	382
14.2.3 TCP2_genlc .....	384
14.2.4 TCP2_genParams .....	385
14.2.5 TCP2_calcSubBlocksSA .....	386
14.2.6 TCP2_calcSubBlocksSP .....	388
14.2.7 TCP2_tailConfig3GPP .....	389
14.2.8 TCP2_tailConfigIs2000 .....	390
14.2.9 TCP2_deinterleaveExt .....	392
14.2.10 TCP2_interleaveExt .....	393
14.2.11 TCP2_depunctInputs .....	394
14.2.12 TCP2_calculateHd .....	395
14.2.13 TCP2_demuxInput .....	396
14.2.14 TCP2_normalCeil .....	398
14.2.15 TCP2_ceil .....	398
14.2.16 TCP2_setExtScaling .....	399
14.2.17 TCP2_makeTailArgs .....	400
14.2.18 TCP2_getAccessErr .....	401
14.2.19 TCP2_getErr .....	401
14.2.20 TCP2_getTcpErrors .....	402
14.2.21 TCP2_getFrameLenErr .....	402
14.2.22 TCP2_getProlLenErr .....	403
14.2.23 TCP2_getSubFrameErr .....	403
14.2.24 TCP2_getRelLenErr .....	404
14.2.25 TCP2_getSnrErr .....	405
14.2.26 TCP2_getInterleaveErr .....	405
14.2.27 TCP2_getOutParmErr .....	406
14.2.28 TCP2_getMaxMinErr .....	406
14.2.29 TCP2_getNumIt .....	407
14.2.30 TCP2_getSnrM1 .....	407
14.2.31 TCP2_getSnrM2 .....	408
14.2.32 TCP2_getMap .....	408
14.2.33 TCP2_getMap0Err .....	409
14.2.34 TCP2_getMap1Err .....	409
14.2.35 TCP2_statRun .....	410
14.2.36 TCP2_statError .....	410
14.2.37 TCP2_statWaitlc .....	411
14.2.38 TCP2_statWaitInter .....	411
14.2.39 TCP2_statWaitSysPar .....	412
14.2.40 TCP2_statWaitApriori .....	413
14.2.41 TCP2_statWaitExt .....	413
14.2.42 TCP2_statWaitHardDec .....	414
14.2.43 TCP2_statWaitOutParm .....	414
14.2.44 TCP2_statEmuHalt .....	415

14.2.45 TCP2_statActMap .....	415
14.2.46 TCP2_statActState .....	416
14.2.47 TCP2_statActIter .....	416
14.2.48 TCP2_statSnr .....	417
14.2.49 TCP2_statCrc .....	417
14.2.50 TCP2_statTcpState .....	418
14.2.51 TCP2_getExecStatus .....	418
14.2.52 TCP2_getExtEndian .....	419
14.2.53 TCP2_getInterEndian .....	419
14.2.54 TCP2_getSlpzvss .....	420
14.2.55 TCP2_getSlpzd .....	420
14.2.56 TCP2_setExtEndian .....	421
14.2.57 TCP2_setInterEndian .....	422
14.2.58 TCP2_setNativeEndian .....	422
14.2.59 TCP2_setPacked32Endian .....	423
14.2.60 TCP2_start .....	423
14.2.61 TCP2_debug .....	424
14.2.62 TCP2_debugStep .....	424
14.2.63 TCP2_debugComplete .....	425
14.2.64 TCP2_reset .....	425
14.2.65 TCP2_setSlpzd .....	426
14.2.66 TCP2_setSlpzvss .....	426
14.2.67 TCP2_getIcConfig .....	427
14.2.68 TCP2_icConfig .....	427
14.2.69 TCP2_icConfigArgs .....	428
<b>14.3 Data Structures .....</b>	<b>431</b>
14.3.1 TCP2_ConfigIc .....	431
14.3.2 TCP2_Params .....	432
14.3.3 TCP2_BaseParams .....	433
<b>14.4 Enumerations .....</b>	<b>435</b>
14.4.1 TCP2_InputSign .....	435
14.4.2 TCP2_OutputOrder .....	435
<b>14.5 Macros .....</b>	<b>436</b>
<b>14.6 Typedefs .....</b>	<b>438</b>
<b>Chapter 15 TIMER Module .....</b>	<b>439</b>
<b>15.1 Overview .....</b>	<b>440</b>
<b>15.2 Functions .....</b>	<b>441</b>
15.2.1 CSL_tmrInit .....	441
15.2.2 CSL_tmrOpen .....	441
15.2.3 CSL_tmrClose .....	442
15.2.4 CSL_tmrHwSetup .....	443
15.2.5 CSL_tmrHwControl .....	444
15.2.6 CSL_tmrGetHwStatus .....	445
15.2.7 CSL_tmrHwSetupRaw .....	446
15.2.8 CSL_tmrGetHwSetup .....	447
15.2.9 CSL_tmrGetBaseAddress .....	447
<b>15.3 Data Structures .....</b>	<b>449</b>
15.3.1 CSL_TmrObj .....	449
15.3.2 CSL_TmrConfig .....	449
15.3.3 CSL_TmrContext .....	449
15.3.4 CSL_TmrParam .....	450
15.3.5 CSL_TmrHwSetup .....	450
15.3.6 CSL_TmrBaseAddress .....	451
<b>15.4 Enumerations .....</b>	<b>452</b>
15.4.1 CSL_TmrHwControlCmd .....	452

15.4.2 CSL_TmrHwStatusQuery .....	453
15.4.3 CSL_TmrIrpGate .....	453
15.4.4 CSL_TmrClksrc .....	453
15.4.5 CSL_TmrEnamode .....	454
15.4.6 CSL_TmrPulseWidth .....	454
15.4.7 CSL_TmrClockPulse .....	454
15.4.8 CSL_TmrInvInp .....	454
15.4.9 CSL_TmrInvOutp .....	455
15.4.10 CSL_TmrMode .....	455
15.4.11 CSL_TmrState .....	455
15.4.12 CSL_TmrTstat .....	455
15.4.13 CSL_TmrWdflagBitStatus .....	456
<b>15.5 Macros .....</b>	<b>457</b>
<b>15.6 Typedefs .....</b>	<b>458</b>
<b>Chapter 16 UTOPIA2 Module .....</b>	<b>459</b>
<b>16.1 Overview .....</b>	<b>460</b>
<b>16.2 Functions .....</b>	<b>461</b>
16.2.1 UTOPIA2_reset .....	461
16.2.2 UTOPIA2_getXmtAddr .....	461
16.2.3 UTOPIA2_getRcvAddr .....	462
16.2.4 UTOPIA2_getEventId .....	462
16.2.5 UTOPIA2_read .....	463
16.2.6 UTOPIA2_write .....	463
16.2.7 UTOPIA2_enableXmt .....	464
16.2.8 UTOPIA2_enableRcv .....	465
16.2.9 UTOPIA2_errDisable .....	465
16.2.10 UTOPIA2_errEnable .....	466
16.2.11 UTOPIA2_errClear .....	467
16.2.12 UTOPIA2_errTest .....	467
16.2.13 UTOPIA2_errReset .....	468
16.2.14 UTOPIA2_config .....	469
16.2.15 UTOPIA2_configArgs .....	469
16.2.16 UTOPIA2_getConfig .....	470
<b>16.3 Data Structures .....</b>	<b>471</b>
16.3.1 UTOPIA2_Config .....	471
<b>16.4 Macros .....</b>	<b>472</b>
<b>CHAPTER 17 VCP2 Module .....</b>	<b>473</b>
<b>17.1 Overview .....</b>	<b>474</b>
<b>17.2 Functions .....</b>	<b>475</b>
17.2.1 VCP2_genParams .....	475
17.2.2 VCP2_genIc .....	476
17.2.3 VCP2_ceil .....	477
17.2.4 VCP2_normalCeil .....	477
17.2.5 VCP2_getBmEndian .....	478
17.2.6 VCP2_getIcConfig .....	479
17.2.7 VCP2_getNumInFifo .....	479
17.2.8 VCP2_getNumOutFifo .....	480
17.2.9 VCP2_getSdEndian .....	481
17.2.10 VCP2_getStateIndex .....	481
17.2.11 VCP2_getYamBit .....	482
17.2.12 VCP2_getMaxSm .....	483
17.2.13 VCP2_getMinSm .....	483
17.2.14 VCP2_icConfig .....	484
17.2.15 VCP2_icConfigArgs .....	484
17.2.16 VCP2_setBmEndian .....	485



17.2.17 VCP2_setNativeEndian.....	486
17.2.18 VCP2_setPacked32Endian.....	486
17.2.19 VCP2_setSdEndian.....	487
17.2.20 VCP2_addPoly.....	488
17.2.21 VCP2_statError.....	488
17.2.22 VCP2_statInFifo.....	489
17.2.23 VCP2_statOutFifo.....	490
17.2.24 VCP2_statPause.....	490
17.2.25 VCP2_statRun.....	491
17.2.26 VCP2_statSymProc.....	492
17.2.27 VCP2_statWaitlc.....	492
17.2.28 VCP2_start.....	493
17.2.29 VCP2_pause.....	494
17.2.30 VCP2_unpause.....	494
17.2.31 VCP2_stepTraceback.....	495
17.2.32 VCP2_reset.....	495
17.2.33 VCP2_getErrors.....	496
17.2.34 VCP2_statEmuHalt.....	496
17.2.35 VCP2_getVssSleepMode.....	497
17.2.36 VCP2_getVddSleepMode.....	498
17.2.37 VCP2_setVssSleepMode.....	498
17.2.38 VCP2_setVddSleepMode.....	499
17.2.39 VCP2_emuEnable.....	499
17.2.40 VCP2_emuDisable.....	500
<b>17.3 Data Structures.....</b>	<b>501</b>
17.3.1 VCP2_Configlc.....	501
17.3.2 VCP2_Params.....	501
17.3.3 VCP2_BaseParams.....	503
17.3.4 VCP2_Errors.....	503
17.3.5 VCP2_Poly.....	504
<b>17.4 Macros.....</b>	<b>505</b>
<b>17.5 Typedefs.....</b>	<b>507</b>
<b>Chapter 18 BWMNGMT Module.....</b>	<b>508</b>
<b>18.1 Overview.....</b>	<b>509</b>
<b>18.2 Functions.....</b>	<b>510</b>
18.2.1 CSL_bwmngmtInit.....	510
18.2.2 CSL_bwmngmtOpen.....	510
18.2.3 CSL_bwmngmtClose.....	512
18.2.4 CSL_bwmngmtHwSetup.....	512
18.2.5 CSL_bwmngmtGetHwSetup.....	514
18.2.6 CSL_bwmngmtHwControl.....	516
18.2.7 CSL_bwmngmtGetHwStatus.....	517
18.2.8 CSL_bwmngmtGetBaseAddress.....	517
<b>18.3 Data Structures.....</b>	<b>519</b>
18.3.1 CSL_BwmngmtObj.....	519
18.3.2 CSL_BwmngmtHwSetup.....	519
18.3.3 CSL_BwmngmtContext.....	519
18.3.4 CSL_BwmngmtParam.....	520
18.3.5 CSL_BwmngmtBaseAddress.....	520
<b>18.4 Enumerations.....</b>	<b>521</b>
18.4.1 CSL_BwmngmtControlBlocks.....	521
18.4.2 CSL_BwmngmtPriority.....	521
18.4.3 CSL_BwmngmtMaxwait.....	522
18.4.4 CSL_BwmngmtHwStatusQuery.....	522
18.4.5 CSL_BwmngmtHwControlCmd.....	522

<b>18.5 Macros.....</b>	<b>523</b>
<b>18.6 Typedefs .....</b>	<b>524</b>
<b>Chapter 19 CACHE Module.....</b>	<b>525</b>
<b>19.1 Overview .....</b>	<b>526</b>
<b>19.2 Functions.....</b>	<b>527</b>
19.2.1 CACHE_enableCaching.....	527
19.2.2 CACHE_wait .....	527
19.2.3 CACHE_waitInternal .....	528
19.2.4 CACHE_freezeL1.....	528
19.2.5 CACHE_unfreezeL1.....	529
19.2.6 CACHE_setL1pSize.....	530
19.2.7 CACHE_freezeL1p.....	531
19.2.8 CACHE_unfreezeL1p.....	531
19.2.9 CACHE_invL1p .....	532
19.2.10 CACHE_invAllL1p .....	533
19.2.11 CACHE_setL1dSize.....	534
19.2.12 CACHE_freezeL1d.....	535
19.2.13 CACHE_unfreezeL1d.....	535
19.2.14 CACHE_wbL1d .....	536
19.2.15 CACHE_invL1d .....	537
19.2.16 CACHE_wbInvL1d .....	538
19.2.17 CACHE_wbAllL1d .....	539
19.2.18 CACHE_invAllL1d .....	540
19.2.19 CACHE_wbInvAllL1d .....	541
19.2.20 CACHE_setL2Size.....	542
19.2.21 CACHE_setL2Mode.....	542
19.2.22 CACHE_wbL2 .....	543
19.2.23 CACHE_invL2 .....	544
19.2.24 CACHE_wbInvL2 .....	545
19.2.25 CACHE_wbAllL2 .....	546
19.2.26 CACHE_invAllL2 .....	547
19.2.27 CACHE_wbInvAllL2 .....	548
<b>19.3 Enumerations.....</b>	<b>549</b>
19.3.1 CE_MAR .....	549
19.3.2 CACHE_Wait.....	551
19.3.3 CACHE_L1_Freeze.....	551
19.3.4 CACHE_L1Size.....	551
19.3.5 CACHE_L2Size.....	551
19.3.6 CACHE_L2Mode.....	552
<b>19.4 Macros.....</b>	<b>553</b>
<b>Chapter 20 CFG Module.....</b>	<b>554</b>
<b>20.1 Overview .....</b>	<b>555</b>
<b>20.2 Functions.....</b>	<b>556</b>
20.2.1 CSL_cfgInit.....	556
20.2.2 CSL_cfgOpen.....	556
20.2.3 CSL_cfgClose .....	557
20.2.4 CSL_cfgHwControl.....	558
20.2.5 CSL_cfgGetHwStatus .....	559
20.2.6 CSL_cfgGetBaseAddress .....	560
<b>20.3 Data Structures .....</b>	<b>562</b>
20.3.1 CSL_CfgObj .....	562
20.3.2 CSL_CfgFaultStatus.....	562
20.3.3 CSL_CfgContext .....	562
20.3.4 CSL_CfgParam .....	562
20.3.5 CSL_CfgBaseAddress .....	563

<b>20.4 Enumerations .....</b>	<b>564</b>
20.4.1 CSL_CfgHwControlCmd .....	564
20.4.2 CSL_CfgHwStatusQuery .....	564
<b>20.5 Macros.....</b>	<b>565</b>
<b>20.6 Typedefs .....</b>	<b>566</b>
<b>Chapter 21 CHIP Module.....</b>	<b>567</b>
<b>21.1 Overview .....</b>	<b>568</b>
<b>21.2 Functions .....</b>	<b>570</b>
21.2.1 CSL_chipWriteReg.....	570
21.2.2 CSL_chipReadReg.....	570
<b>21.3 Enumerations .....</b>	<b>572</b>
21.3.1 CSL_ChipReg .....	572
<b>CHAPTER 22 IDMA MODULE.....</b>	<b>573</b>
<b>22.1 Overview .....</b>	<b>574</b>
<b>22.2 Functions.....</b>	<b>575</b>
22.2.1 IDMA1_init.....	575
22.2.2 IDMA1_copy .....	575
22.2.3 IDMA1_fill .....	576
22.2.4 IDMA1_getStatus .....	577
22.2.5 IDMA1_wait.....	578
22.2.6 IDMA1_setPriority .....	578
22.2.7 IDMA1_setInt.....	579
22.2.8 IDMA0_init.....	580
22.2.9 IDMA0_config .....	580
22.2.10 IDMA0_configArgs .....	581
22.2.11 IDMA0_getStatus .....	582
22.2.12 IDMA0_wait .....	583
22.2.13 IDMA0_setInt.....	583
<b>22.3 Data Structures .....</b>	<b>585</b>
22.3.1 idma1_handle .....	585
22.3.2 idma0_config .....	585
<b>22.4 Enumerations .....</b>	<b>586</b>
22.4.1 IDMA_Chan.....	586
22.4.2 IDMA_intEn .....	586
22.4.3 IDMA_priSet.....	586
<b>22.5 Typedefs .....</b>	<b>587</b>
<b>Chapter 23 MEMPROT Module .....</b>	<b>588</b>
<b>23.1 Overview .....</b>	<b>589</b>
<b>23.2 Functions.....</b>	<b>590</b>
23.2.1 CSL_memprotInit .....	590
23.2.2 CSL_memprotOpen .....	590
23.2.3 CSL_memprotClose .....	592
23.2.4 CSL_memprotHwSetup.....	592
23.2.5 CSL_memprotGetHwSetup.....	594
23.2.6 CSL_memprotHwControl .....	595
23.2.7 CSL_memprotGetHwStatus .....	596
23.2.8 CSL_memprotGetBaseAddress .....	598
<b>23.3 Data Structures .....</b>	<b>600</b>
23.3.1 CSL_MemprotObj.....	600
23.3.2 CSL_MemprotContext.....	600
23.3.3 CSL_MemprotHwSetup.....	600
23.3.4 CSL_MemprotBaseAddress.....	600
23.3.5 CSL_MemprotFaultStatus .....	601
23.3.6 CSL_MemprotPageAttr .....	601
23.3.7 CSL_MemprotParam.....	601

<b>23.4 Enumerations .....</b>	<b>602</b>
23.4.1 CSL_MemprotHwStatusQuery .....	602
23.4.2 CSL_MemprotHwControlCmd .....	602
23.4.3 CSL_MemprotLockStatus .....	602
<b>23.5 Macros .....</b>	<b>604</b>
<b>23.6 Typedefs .....</b>	<b>605</b>
<b>Chapter 24 PWRDWN Module .....</b>	<b>606</b>
<b>24.1 Overview .....</b>	<b>607</b>
<b>24.2 Functions .....</b>	<b>608</b>
24.2.1 CSL_pwrdownInit .....	608
24.2.2 CSL_pwrdownOpen .....	608
24.2.3 CSL_pwrdownClose .....	610
24.2.4 CSL_pwrdownHwSetup .....	610
24.2.5 CSL_pwrdownGetHwSetup .....	612
24.2.6 CSL_pwrdownGetHwStatus .....	613
24.2.7 CSL_pwrdownHwSetupRaw .....	614
24.2.8 CSL_pwrdownHwControl .....	615
24.2.9 CSL_pwrdownGetBaseAddress .....	616
<b>24.3 Data Structures .....</b>	<b>618</b>
24.3.1 CSL_PwrdownObj .....	618
24.3.2 CSL_PwrdownConfig .....	618
24.3.3 CSL_PwrdownContext .....	618
24.3.4 CSL_PwrdownHwSetup .....	619
24.3.5 CSL_PwrdownParam .....	619
24.3.6 CSL_PwrdownBaseAddress .....	619
24.3.7 CSL_PwrdownPortData .....	619
24.3.8 CSL_PwrdownL2Manual .....	620
<b>24.4 Enumerations .....</b>	<b>621</b>
24.4.1 CSL_PwrdownHwStatusQuery .....	621
24.4.2 CSL_PwrdownHwControlCmd .....	621
<b>24.5 Typedefs .....</b>	<b>622</b>
<b>Chapter 25 TSC Module .....</b>	<b>623</b>
<b>25.1 Overview .....</b>	<b>624</b>
<b>25.2 Functions .....</b>	<b>625</b>
25.2.1 CSL_tscEnable .....	625
25.2.2 CSL_tscRead .....	625

---

**LIST OF TABLES**

Table 1: Chip Level Modules .....	<b>Error! Bookmark not defined.</b>
Table 2: CSL Basic Data Types .....	<b>Error! Bookmark not defined.</b>
Table 3: CSL 3.x naming conventions.....	<b>Error! Bookmark not defined.</b>
Table 4: CSL 2.x naming conventions.....	<b>Error! Bookmark not defined.</b>
Table 5: Symbolic constants naming conventions .....	<b>Error! Bookmark not defined.</b>
Table 6: Common error codes.....	<b>Error! Bookmark not defined.</b>
Table 7: Register layer naming conventions .....	<b>Error! Bookmark not defined.</b>
Table 8: Symbolic names used in Register layer .....	<b>Error! Bookmark not defined.</b>
Table 9: Standard Symbols used with register bit fields.....	<b>Error! Bookmark not defined.</b>
Table 10: Register Bit Field Manipulation Macro services .....	<b>Error! Bookmark not defined.</b>

**LIST OF FIGURES**

Figure 1: Register Layer overlay structure .....	<b>Error! Bookmark not defined.</b>
--	-------------------------------------

---

# Chapter 1

## Introduction

---

---

---

### Topics

<a href="#"><u>1. 1 Introduction</u></a>
<a href="#"><u>1. 2 Overview</u></a>
<a href="#"><u>1. 3 CSL Interface</u></a>
<a href="#"><u>1. 4 Functional Layer</u></a>
<a href="#"><u>1. 5 Register Layer</u></a>
<a href="#"><u>1. 6 C++ Compatibility</u></a>
<a href="#"><u>1.7 INTC Software Architecture</u></a>

## 1.1 Introduction

The Chip Support Library layer constitutes a set of well-defined API that abstracts low-level details of the underlying SoC device so that user can configure, control (start/stop etc.) and have read/write access to peripherals without having to worry about register bit-field details.

The CSL services are implemented as distinct modules that correspond with the underlying SoC device modules themselves. By design, CSL APIs follow a consistent style, uniformly across Processor Instruction Set Architecture and are independent of OS. This helps in improving portability of code written using CSL.

## 1.2 Overview

CSL is realized as twin-layer – a basic register-layer and a more abstracted functional-layer. The lower register layer comprises of a very basic set of macros and type definitions. The upper functional layer comprises of “C” functions that provide an increased degree of abstraction, but intended to provide “directed” control of underlying hardware.

It is important to note that CSL does not manage data-movement over underlying h/w devices. Such functionality is considered a prerogative of a device-driver and serious effort is made to not blur the boundary between device-driver and CSL services in this regard.

CSL does not model the device state machine. However, should there exist a mandatory (hardware dictated) sequence (possibly atomically executed) of register reads/writes to setup the device in chosen “operating modes” as per the device datasheet, then CSL does indeed support services for such operations.

The CSL services are decomposed into modules, each following the twin-layer of abstraction described above. The APIs of each such module are completely orthogonal (one module’s API does not internally call API of another module) and do not allocate memory dynamically from within. This is key to keeping CSL scalable to fit the specific usage scenarios and ease the effort to ROM a CSL based application.

## 1.3 CSL Interface

CSL is organized into modules by peripheral. Each module contains a twin-layer user interface, the register layer and the functional layer.

The register layer header file for a peripheral <module> is provided in a header file called `cslr_<module>.h`. The functional layer header file for a given peripheral <module> is provided in a header file called `csf_<module>.h`.

In addition to modules for individual peripherals, CSL provides some chip-level modules that perform system and device-level services. These modules are described in the table below.

**Table 1: Chip Level Modules**

<b>Module</b>	<b>Description</b>
CHIP	Contains the generic device-specific information that is not specific to a peripheral or module. It includes the chip register IDs, field definitions, register read and write functions,
VERSION	Provides for version management, such as chip ID and version ID.
INTC	The interrupt module provides interrupt management services and a dispatcher. This module is delivered as a separate library.

These modules follow the same naming convention for header files.

## 1.4 Functional Layer

The CSL Functional Layer for TMS320C6455 is provided as a mix of CSL 3.x style and CSL 2.x style recommended application programmer's interface to the peripheral. To take advantage of hardware abstraction and maintain maximum forward compatibility in the future, users are encouraged to make use of the Functional Layer APIs in their application and driver code.

CSL 3.x supports a core set of Functional Layer APIs across all modules.

**Table 2 General format for Functional layer APIs**

API	Description
CSL_<mod>Init()	Peripheral initialization function. Optional; does not affect hardware.
CSL_<mod>Open()	Returns a handle to the peripheral instance
CSL_<mod>Close()	Releases handle to peripheral instance
CSL_<mod>HwSetup()	Configures all peripheral registers with values passed in CSL_<mod>HwSetup structure
CSL_<mod>GetHwStatus()	Queries the current peripheral configuration with CSL_<mod>GetHwSetup structure.
CSL_<mod>HwControl()	Performs modification of one or more parameters according to passed command parameter.
CSL_<mod>HwSetupRaw()	Initializes the device registers with the register values passed in the Config Data structure.
CSL_<mod>Read()	Data read (I/O peripherals)
CSL_<mod>Write()	Data write (I/O peripherals)

In addition, there may be unique APIs implemented for a peripheral to perform specific operations, as needed. For example "CSL\_dmaxGetNextFreeParamEntry" API of DMAX module searches for the next free parameter entry in resource table.

Interface functions exported by this layer are "run to completion", meaning, they shall not support asynchronous behavior or deferred completion. If the peripheral hardware has ability to initiate a transaction and assert its completion at a later point in time via designated CPU interrupt, the same should be accommodated by higher-level software (typically device drivers). In general, CSL APIs do not perform resource management or memory allocation; this is managed by the application code or device drivers.

### 1.4.1 CSL Basic Data Types

The following basic data types are defined in CSL

**Table 2: CSL Basic Data Types**

Type	Defined as.
Bool	Unsigned short
Int	int
Char	char
String	char *
Ptr	void *
Uint32	unsigned int



UInt16	unsigned short
UInt8	unsigned char
Int32	int
Int16	short
Int8	char
CSL_BitMask8	UInt8
CSL_BitMask16	UInt16
CSL_BitMask32	UInt32
CSL_Reg8	volatile UInt8
CSL_Reg16	volatile UInt16
CSL_Reg32	volatile UInt32
CSL_Status	Int16

## 1.4.2 Functional Layer Naming Conventions

The CSL reserved names fall into two categories, those that are **declared** (ex: Functions, variables and so on) and those that are **symbolic constants** and **macros** that are implemented via enum or #defines. The declarative names should strictly be avoided from redefining by user. The #defines however, are open for redefinition via the standard C supported #undef construct. Regardless, user is encouraged not to redefine/conflict with CSL Namespace, as side effects are hard to predict.

The following table illustrates the CSL naming conventions:

**Table 3: CSL 3.x naming conventions**

Format	Namespace	Type
<b>CSL_&lt;MODULE&gt;_&lt;STRING&gt;</b>	Symbolic constant specified as either a #define or an enum. The entire name must be in upper case the <MODULE> denotes peripheral module name and the <STRING> denotes any name, representative of the item being specified or defined. The <STRING> part can have one or more underscores embedded for improved readability.	<b>CSL_INTC_EVENTID_CNT</b> Here INTC is <MODULE>
<b>CSL_&lt;PeriTitleCaseName&gt;</b>	Peripheral module data type. The CSL_ prefix will be in upper case. The module name string is capitalized and follows title case convention without any underscores. Upper case is used to denote start of a new word or phrase.	<b>CSL_TimerObj</b> <b>CSL_IntcEventId</b> <b>CSL_I2cHwSetup</b> <b>CSL_I2cHandle</b>

**Table 4: CSL 2.x naming conventions**

Format	Namespace	Type
<b>&lt;MODULE&gt;_&lt;STRING&gt;</b>	Symbolic constant specified as either a #define or an enum.	<b>MCBSP_RCV_START</b> Here MCBSP is

	The entire name must be in upper case the <MODULE> denotes peripheral module name and the <STRING> denotes any name, representative of the item being specified or defined. The <STRING> part can have one or more underscores embedded for improved readability.	<MODULE>
<MODULE>_<TitleCaseName>	Peripheral module data type. The <MODULE> prefix will be in upper case. The name string is capitalized and follows title case convention without any underscores. Upper case is used to denote start of a new word or phrase.	MCBSP_Obj HPI_Config

### 1.4.3 Symbolic Constants

This section documents the symbolic (#define) constants that constitute part of published CSL APIs. The table only lists the common symbols that are applicable to all peripheral modules. However, there exists a whole host of symbolic constants that are very specific to each particular module and are **not** listed here.

**Table 5: Symbolic constants naming conventions**

Name	Description
CSL_<MODULE>_<n>_REGS	Base address of hardware registers for instance <n> of said peripheral module. Ex: CSL_TIMER_1_REGS for Timer
CSL_<MODULE>_CHA<m>_REGS	Base address of hardware registers for channel <m> of peripheral, for modules that do support multiple channels or resources.

### 1.4.4 Error Codes

The CSL3.x will extend minimal support for error handling. Essentially, CSL will only report success or failure of APIs via their return types and/or separate status parameter passed to the call itself.

The error codes are 16bit signed binary numbers that allows us to represent 32 K unique errors. The entire space is divided into 1024 groups, each of size 32. The first group is reserved for CSL generic system errors, the second through last are distributed amongst individual CSL modules. A positive number is regarded as OK status and/or successful operation of a CSL API. All error states are represented as negative integers only. The following table documents the base set of CSL error codes, **not** specific to any given peripheral.

**Table 6: Common error codes**

Error Code	Number	Description
CSL_SOK	+1	Success
CSL_ESYS_FAIL	-1	Generic failure
CSL_ESYS_INUSE	-2	Peripheral resource is already in use
CSL_ESYS_XIO	-3	Encountered a shared I/O (XIO) pin conflict
CSL_ESYS_OVFL	-4	Encountered CSL system resource overflow
CSL_ESYS_BADHANDLE	-5	Handle passed to CSL was invalid
CSL_ESYS_INVPARAMS	-6	Invalid parameters.
CSL_ESYS_INVCMD	-7	Command passed to the CSL was invalid.
CSL_ESYS_INVQUERY	-8	Query passed to the CSL was invalid.
CSL_ESYS_NOTSUPPORTED	-9	Action not supported by CSL.

## 1.5 Register Layer

### 1.5.1 Register Layer Naming Conventions

All names are alphanumeric except for use of underscores as delimiters.

**Table 7: Register layer naming conventions**

Convention	Description
CSL Module Identifiers	CSL_<MOD>_ID, where <MOD> is name of the CSL module for a specific peripheral  Ex: CSL_TIMER_ID, CSL_MCBSP_ID
Peripheral Instance Identifiers	For CSL modules, which have more than one instance, the convention followed is CSL_<MOD>_<NUM>, where <NUM> is Instance number as per Device Data Sheet or Peripheral Reference Guide  Ex: CSL_TIMER_1, CSL_MCBSP_1, CSL_I2C_1  For CSL modules, which have single instance, the convention followed is CSL_<MOD>  Ex: CSL_EDMA3, CSL_GPIO
Peripheral Instance Count Identifiers	CSL_<MOD>_CNT, where <MOD> is peripheral module whose number of instances is defined  Ex: CSL_EMIFA_CNT, CSL_HPI_CNT

Peripheral Register Identifiers	<p>&lt;MOD&gt;_&lt;REG&gt;, where &lt;REG&gt; is register name.</p> <p>Names used with specific peripheral instance overlays.</p> <p>Ex: TIMER_CNTL, CPMAC_TX_CONTROL, CPMAC_RX_CONTROL</p>
Peripheral Register Continuous Bit-field Identifiers	<p>&lt;MOD&gt;_&lt;REG&gt;_&lt;FIELD&gt;, where &lt;FIELD&gt; is bit-field name.</p> <p>Names are instance-dependent.</p> <p>Ex: TIMER_CNTL_CLKEN, CPMAC_TX_CONTROL_EN</p>
Peripheral Register Bit-field Symbols	<p>&lt;MOD&gt;_&lt;REG&gt;_&lt;FIELD&gt;_&lt;SYM&gt;, where &lt;SYM&gt; is bit-field setting symbolic token</p> <p>Names are instance-dependent.</p> <p>Ex: CPMAC_TX_CONTROL_EN_RESETVAL, TIMER_CNTL_CLKEN_SHIFT</p>

## 1.5.2 Register Overlay Structure

SoC peripherals are typically programmed by reading/writing to one or more registers in the peripheral's IO address space. In order to allow for clean and intuitive access to all the registers belonging to a given peripheral instance, CSL implements a technique called Register Overlay Structure. A C data structure template is defined with structure members corresponding to each of the registers of the peripheral device in the order in which they occur. The member types are chosen to correspond to the widths of the register they represent. Appropriate padding is introduced to ensure alignment for proper addressing of these registers from "C". The structure members use names that correspond to those used in the peripheral datasheet, to ease programming. Since there exists a well-formed C structure, the registers can be viewed in IDE watch windows and presumably recognized by smart-editors that can do auto-completion while typing.

It should be noted that register overlays do not consume memory, as they are not instantiated. The purpose of these structures is mainly to typify the "C" pointers

### Example:

The figure below shows the layout of a TIMER peripheral device. Assuming there exist two instances of the device, one at address 0x02940000 and the other at address 0x02980000, the register overlay for such a device is specified as follows:

```
typedef struct {
    /* Timer Control Register */
    Uint32 CTL;
    /* Timer Period Register */
    Uint32 PRD;
    /* Timer Counter Register */
    Uint32 CNT;
```

```

} CSL_TimerRegs;
typedef volatile CSL_TimerReg *CSL_TimerRegsOvly;

```

**Figure 1: Register Layer overlay structure**

<b>CSL_TIMER_0_REGS</b> <b>(0x02940000)</b>	<b>CTL [+0x00]</b>
	<b>PRD [+0x04]</b>
	<b>CNT [+0x08]</b>
<b>CSL_TIMER_1_REGS</b> <b>(0x02980000)</b>	<b>CTL [+0x00]</b>
	<b>PRD [+0x04]</b>
	<b>CNT [+0x08]</b>

### 1.5.3 Register Layer Symbolic Constants

The CSL register layer file for a given peripheral device (cslr\_<module>.h) will define certain standard symbols for each peripheral register/bit field. These symbolic constants are declared with the following convention:

Notational convention: CSL\_<MODULE>\_<REG>\_<FIELD>\_<SYMBOL>

The semantics of the various parts of the symbolic name is shown in table below:

**Table 8: Symbolic names used in Register layer**

Convention	Description
<MODULE>	The CSL Peripheral module Ex: <b>TIMER</b>
<REG>	The peripheral device register Ex: <b>CNT</b>
<FIELD>	Bit-field of interest Ex: <b>ST</b>
<SYMBOL>	Operational symbol for constant being defined Ex: <b>STOP, START</b>

Ex: **CSL\_TIMER\_CNT\_ST\_STOP**

The table below summarizes the standard symbols used with register bit fields:

**Table 9: Standard Symbols used with register bit fields**

#define Symbolic Constant	Semantics of the Value Assigned
<b>CSL_&lt;MODULE&gt;_&lt;REG&gt;_SHIFT</b>	The number of left shift positions to reach the register bit-field of interest
<b>CSL_&lt;MODULE&gt;_&lt;REG&gt;_MASK</b>	The binary *and* mask useful to extract register bit-field of interest
<b>CSL_&lt;MODULE&gt;_&lt;REG&gt;_RESETVAL</b>	The power-on reset value assumed by the register or bit-field of interest

**NOTE:** The above defines specified in **cslr\_<module>.h** have math bit ordering of MSB: LSB and are regardless of what Endian-flips occur as these are read over processor memory busses. Typically, the processor hardware wiring will be such that CPU always gets to read/write

its memory mapped peripherals in "Native Endian" format i.e., ready for CPU interpretation. Should there be Endian mismatch between CPU and memory-mapped peripheral, then necessary corrections (Swaps) must be handled outside, before applying the `_MASK`, `_SHIFT` etc., symbols shown in this file.

## 1.5.4 Register Layer Macros

**Table 10: Register Bit Field Manipulation Macro services**

Service	Description
CSL_FMK(field, val)	Creates an AND mask of value (val) moved to specified field location.
CSL_FMKT (field, token)	Same as CSL_FMK, but allows predefined symbolic tokens to be used as value.
CSL_FMKR (msb, lsb, val)	Same as CSL_FMK, but allows raw bit positions (msb:lsb) to specify bit-field.
CSL_FEXT(reg, field)	Evaluates the arithmetic value of bits gathered from specified field.
CSL_FEXTR(reg, msb, lsb)	Same as CSL_FEXT, but allows raw bit positions (msb:lsb) to specify bit-field.
CSL_FINS(reg, field, val)	Inserts the specified value (val) at the specified field in the register.
CSL_FINST(reg, field, token)	Same as CSL_FINS, but allows predefined symbolic tokens to be used as value.
CSL_FINSR(reg, msb, lsb, val)	Same as CSL_FINS, but allows raw bit positions (msb:lsb) to specify bit-field.

## 1.6 C++ Compatibility

CSL Functional Layer APIs are, for the most part, implemented in C, with small parts implemented in native assembly to work around some difficulties of realizing the same in C. Regardless, the APIs are declared appropriately so as to allow C++ applications to call them. Unlike C++ functions, the CSL APIs will not support specification of default values for formal arguments passed to them.

Also, in places where CSL API semantics require the user to specify function pointers, CSL3.x design does not allow the user to input a C++ function pointer. To work around above limitation, a wrapper function in C, encapsulating the C++ member function needs to be written by the user. This function can be designed to input the class instance as an argument (along with any other parameters that it requires), and invoke the appropriate class member function internally for achieving the desired objectives.

## 1.7 INTC Software Architecture

The INTC module in CSL3.x is designed to provide an abstraction for all the basic interrupt controller functions, such as enabling and disabling interrupts, specifying the user function to be called in response to interrupts, and setting desired hardware properties. These functions are not specific to any given peripheral. In other words, the INTC module abstracts the generic interrupt

---

capabilities supported by the processor.

**NOTE:** The CSL 3.0 INTC module is delivered as a separate library from the remaining CSL modules. When using an embedded operating system that contains interrupt controller/dispatcher support, do not link in the INTC library. For interrupt controller support, DSP/BIOS users should use the HWI (Hardware Interrupt) and ECM (Event Combiner Manager) modules supported under DSP/BIOS v5.21 or later.

This section describes the CSL INTC functionality for C6482.

## 1.7.1 The Interrupt Controller

The figure below shows a multi-level interrupt controller, within the dashed line boundary. The Level-0 controller is considered part of the CPU itself. This level implements the primary Interrupt Vector Table for the processor. The remaining controllers help expand these vectors to handle many more hardware events. These events, shown as arrows, might be externally triggered via device input pins and/or internally asserted by on-chip peripheral devices. The peripheral devices themselves, represented by cross-hatched boxes, might host an event controller (checkered box) that helps map the hardware events to outgoing lines that assert the CPU interrupts. Each of the interrupt controllers would have programmable control registers to enable/disable the hardware events from proceeding towards the CPU Interrupts. The controllers also allow the user to configure the interrupt capture circuitry to a specified polarity, edge sensitivity, priority, etc. The Level-0 interrupt controller is shown as having a “selector” capability that maps a given CPU interrupt vector to one-of-N input hardware events. This scheme, although available at Level-0 in today's TI processors, is technically possible to be also present at other levels. It is also possible for an interrupt controller at a given level to be comprised of more than one logical block. (See 2.0, 2.1 blocks in the figure.) All of the blocks that comprise the interrupt controllers Level-0 through level-N are part of the INTC module (bounded by dashed line) in CSL3.x. Only the top level INTC abstraction will be seen by the user. The internal INTC0 through INTCn are hidden from user. The wiring between individual INTC sub-blocks shall be done during INTC module initialization and dispatcher setup as detailed in ensuing sub-sections of this document. It is important to note that any “custom controllers” (refer to checkered box in figure) embedded in specific peripheral devices (ex: C64x EDMA Controller) are not considered part of INTC functionality.




Figure 2 INTC Controller block diagram

## 1.7.2 INTC Module Initialization

The INTC module maintains an array of bit masks that enable INTC to keep track of interrupts that are active or in-use by the application. Each bit position corresponds to a single hardware event that can be processed by the INTC. The total bit positions maintained corresponds to the maximum number of hardware events that the INTC can recognize and handle at any given time. At level-0, this corresponds to the CPU primary interrupt vectors; at other levels, it corresponds to the capacity of fan-in and priority resolution implemented in the controllers. The INTC module will assign unique IDs to each hardware event and has knowledge of the range of such IDs applicable at each level (ie., INTC0 thru' INTCn).

During the CSL initialization phase, the INTC module initialization function `CSL_intcInit()` is called. This will reset the global variable `CSL_IntcContext.eventAllocMask[]` to zeros. This implies that all the interrupts are available for use by the application. This array stands responsible for resolving any conflicts on the same interrupt resource. Only one interrupt service routine can be plugged in for each interrupt. Thus when the same interrupt line is shared between different events, synchronization of the events has to be taken care in the application program and the event that caused the interrupt has to be identified in the ISR to get the proper function executed.



### 1.7.3 Interrupt Dispatcher Specifics

Following successful initialization of INTC module (via `CSL_intcInit()`), the user can choose to initialize the INTC built-in dispatcher by calling `CSL_intcDispatcherInit()`. The dispatcher record argument passed for `CSL_intcDispatcherInit()` is used as a record of which ISR is hooked to a particular CPU interrupt at a particular point in time. Once the dispatcher record is created and initialized, `CSL_pluginEventHandler()` will internally perform recording the ISR in the dispatcher record and hooking up the appropriate primary ISRs in the interrupt vector table.

Typically, when an operating system (OS) is running, the primary interrupt vector table is under control of the OS Scheduler. The OS Scheduler will hook its own dispatcher function at this level-0. OS ports can choose to either do away completely with CSL dispatchers or implement their own for the desired levels. They can choose to first initialize the CSL interrupt dispatcher and then swap-in their own interrupt handlers at desired levels and/or vectoring slots. When an OS port used with CSL will use its own dispatcher, the `CSL_IntcContext.flags` must be equal to `CSL_INTC_CONTEXT_DISABLECOREVECTORWRITES`. The CSL dispatch code/data may either not be loaded at all, or be overlaid for optimizing on memory footprint. Typically, the event dispatch record constitutes the context information. This table will hold the address of the event handler function and pointer to arbitrary data object (`void*`) to be passed to event handler as a lone argument.

When INTC Dispatcher will not be used, the `CSL_intcHookIsr()` can be used to hook the right fetch packet in the Interrupt Vector Table, which in turn leads the CPU control to the right ISR on occurrence of the interrupt.

### 1.7.4 INTC API Call Sequence

The sequence of calls made by INTC user will be as follows –

```
// Initialize other required CSL3.x Peripherals
CSL_intcSetVectorPtr(DEST_ADDR); //If relocation of interrupt vector
                                   //required. DEST_ADDR is new location
CSL_intcInit();                   // INTC Module Initialize
CSL_intcDispatcherInit();         // Dispatcher Initialize (if reqd.)
CSL_intcGlobalDisable(..);        // Disable global interrupts.
handle = CSL_intcOpen(..);         // Ready an interrupt for use
CSL_intcHwSetup(handle..);        // Setup interrupt attributes
CSL_intcPlugEventHandler(..);      // Bind the interrupt with the
                                   // corresponding ISR.
CSL_intcHwControl(handle..);       // assorted control, ex: ISR hookup
CSL_intcEventEnable(..);          // Enables the event of interest.
CSL_intcGlobalEnable(..);         // Enable global interrupts.
:
CSL_intcClose(handle);            // End of interrupt use
                                   // Terminate Program
```

---

## Chapter 2

### DAT MODULE

---

---

---

#### Topics

<a href="#"><u>2. 1 Overview</u></a>
--------------------------------------

<a href="#"><u>2. 2 Functions</u></a>
---------------------------------------

<a href="#"><u>2. 3 Data Structures</u></a>
---

<a href="#"><u>2. 4 Macros</u></a>
------------------------------------

---

## 2.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within DAT module.

The data module (DAT) is used to move data around by means of EDMA hardware. This module serves as a level of abstraction such that it works the same for devices that have the EDMA peripheral as for devices that have the EDMA peripheral.

Unlike the previous DAT CSL, the resources required by the DAT should be managed by the user. The user must ensure that the TCC number, QDMA channel provided as an argument to `DAT_open ()` are not used by any other EDMA applications. DAT CSL doesnot support multiple transfer requests pending. The second transfer is submitted only after the completion of the first transfer. Since only a single transfer can be outstanding in the DAT, correlation between the transfer submitted and the completion code is done by TCC number, no unique transfer ID is maintained.

## 2.2 Functions

This section lists the functions available in the DAT module.

### 2.2.1 DAT\_open

**ICSL\_Status** **DAT\_open** ( [DAT\\_Setup](#) \* **setup** )

#### Description

This API,

- a. Sets up the channel to Parameter set mapping
- b. Sets up the priority. This is essentially done by specifying the queue to which the channel is submitted to viz. Queue0- Queue3 with Queue 0 being the highest priority.
- c. Enables the region access bit for the channel, if a region is specified.

#### Arguments

**setup**                      Pointer to the DAT setup structure

#### Return Value

**CSL\_Status**  
CSL\_SOK -

#### Pre Condition

None

#### Post Condition

The EDMA registers are configured with the setup values passed.

#### Modifies

EDMA registers

#### Example

```
DAT_Setup datSetup;
CSL_Status status;
datSetup.qchNum      = CSL_DAT_QCHA_0;
datSetup.regionNum   = CSL_DAT_REGION_GLOBAL ;
datSetup.tccNum      = 1;
datSetup.paramNum    = 0 ;
datSetup.priority    = CSL_DAT_PRI_0;

status = DAT_open(&datSetup);
...
```

### 2.2.2 DAT\_close

**void** **DAT\_close** ( **void** )

#### Description

This API disables the region access bit, if specified.

#### Arguments

None

**Return Value**

None

**Pre Condition**

DAT\_open() must be successfully invoked prior to this call.

**Post Condition**

None

**Modifies**

None

**Example**

```
DAT_Setup datSetup;
datSetup.qchNum    = CSL_DAT_QCHA_0;
datSetup.regionNum = CSL_DAT_REGION_GLOBAL;
datSetup.tccNum    = 1;
datSetup.paramNum  = 0;
datSetup.priority  = CSL_DAT_PRI_0;

DAT_open(&datSetup);
...
DAT_close();
...
```

## 2.2.3 DAT\_copy

```

UInt32 DAT_copy                (   void *          src,
                                     void *          dst,
                                     UInt16           byteCnt
                                     )

```

**Description**

This API copies a linear block of data from `src` to `dst` using EDMA hardware, depending on the device. The arguments are checked for alignment. For best efficiency, the source and destination addresses should be aligned on an 8-byte boundary, with the transfer rate a multiple of eight.

**Arguments**

<code>src</code>	Source memory address for the data transfer
<code>dst</code>	Destination memory address of the data transfer
<code>byteCnt</code>	Number of bytes to be transferred

**Return Value**

`UInt32`

`tccNum` - Transfer completion code

**Pre Condition**

---

DAT\_open() must be successfully invoked prior to this call.

#### Post Condition

The EDMA registers are configured to transfer byteCnt bytes from the source memory address to the destination memory address.

#### Modifies

EDMA registers

#### Example

```

    DAT_Setup      datSetup;
    Uint8          dstld[8*16];
    Uint8          srcld[8*16];
    Uint32         tccNum;
    datSetup.qchNum    = CSL_DAT_QCHA_0;
    datSetup.regionNum = CSL_DAT_REGION_GLOBAL ;
    datSetup.tccNum    = 1;
    datSetup.paramNum  = 0 ;
    datSetup.priority  = CSL_DAT_PRI_0;

    DAT_open(&datSetup);
    tccNum = DAT_copy(&srcld,&dstld,256);
    DAT_close();
    ...

```

## 2.2.4 DAT\_fill

```

Uint32 DAT_fill (    void *          dst,
                    Uint16          byteCnt,
                    Uint32 *        value
                  )

```

#### Description

This API fills a linear block of memory with the specified fill value using EDMA hardware

#### Arguments

dst	Destination memory address to be filled
byteCnt	Number of bytes to be filled
value	Value to be filled

#### Return Value

**Uint32**  
 tccNum - Transfer completion code

#### Pre Condition

DAT\_open() must be successfully invoked prior to this call.

#### Post Condition

---

The EDMA registers are configured to transfer a value to byteCnt bytes of the destination memory address.

**Modifies**

EDMA registers

**Example**

```

DAT_Setup      datSetup;
Uint8          dst[8*16];
Uint32         fillVal;
Uint32         tccNum;

datSetup.qchNum      = CSL_DAT_QCHA_0;
datSetup.regionNum   = CSL_DAT_REGION_GLOBAL ;
datSetup.tccNum      = 1;
datSetup.paramNum    = 0 ;
datSetup.priority    = CSL_DAT_PRI_0;
DAT_open(&datSetup);
...
fillVal              = 0x5a;
tccNum = DAT_fill(&dst,256,&fillVal);
...
DAT_close();
...

```

## 2.2.5 DAT\_wait

**void DAT\_wait** ( **Uint32** *id* )

**Description**

This API Waits for completion of the ongoing transfer.

**Arguments**

*id*                      Transfer completion number of the previous transfer

**Return Value**

None

**Pre Condition**

DAT\_copy()/DAT\_fill must be successfully invoked prior to this call.

**Post Condition**

Indicates that the transfer ongoing is complete.

**Modifies**

None

**Example**

```

DAT_Setup      datSetup;
Uint8          dstld[8*16];
Uint8          srcld[8*16];
Int            id;

```

---

```

datSetup.qchNum = CSL_DAT_QCHA_0;
datSetup.regionNum = CSL_DAT_REGION_GLOBAL ;
datSetup.tccNum = 1;
datSetup.paramNum = 0 ;
datSetup.priority = CSL_DAT_PRI_0;

DAT_open(&datSetup);
...
id = DAT_copy(&srcld,&dstld,256);

DAT_wait(id);
...
DAT_close();
...

```

## 2.2.6 DAT\_busy

**Int16 DAT\_busy** ( **Uint32** *id* )

### Description

This API polls for transfer completion.

### Arguments

*id*                      Transfer completion number of the previous transfer

### Return Value

Int16

- TRUE/FALSE

### Pre Condition

DAT\_copy()/DAT\_fill must be successfully invoked prior to this call.

### Post Condition

Indicates that the transfer ongoing is complete.

### Modifies

None

### Example

```

DAT_Setup      datSetup;
Uint8          dstld[8*16];
Uint8          srcld[8*16];
Int            id;

datSetup.qchNum = CSL_DAT_QCHA_0;
datSetup.regionNum = CSL_DAT_REGION_GLOBAL ;
datSetup.tccNum = 1;
datSetup.paramNum = 0 ;
datSetup.priority = CSL_DAT_PRI_0;

DAT_open(&datSetup);
...
id = DAT_copy(&srcld,&dstld,256);

```



---

```

do {
    ...
} while (DAT_busy(id));
...
DAT_close();
...

```

## 2.2.7 DAT\_copy2d

```

Uint32 DAT_copy2d ( Uint32 type,
                     void * src,
                     void * dst,
                     Uint16 lineLen,
                     Uint16 lineCnt,
                     Uint16 linePitch
                     )

```

### Description

This API copies data from source to destination for two dimension transfer.

### Arguments

<i>type</i>	Indicates the type of the transfer DAT_1D2D - 1 dimension to 2 dimension DAT_2D1D - 2 dimension to 1 dimension DAT_2D2D - 2 dimension to 2 dimension
<i>src</i>	Source memory address for the data transfer
<i>dst</i>	Destination memory address of the data transfer
<i>lineLen</i>	Number of bytes per line
<i>lineCnt</i>	Number of lines
<i>linePitch</i>	Number of bytes between start of one line to start of next line

### Return Value

**Uint32**  
 TccNum – Transfer completion code

### Pre Condition

DAT\_open() must be successfully invoked prior to this call.

### Post Condition

The EDMA registers are configured for the transfer.

### Modifies

EDMA registers

**Example**

```

DAT_Setup      datSetup;
Uint8          dst2d[8][20];
Uint8          src1d[8*16];
Int            id;

datSetup.qchNum = CSL_DAT_QCHA_0;
datSetup.regionNum = CSL_DAT_REGION_GLOBAL ;
datSetup.tccNum = 1;
datSetup.paramNum = 0 ;
datSetup.priority = CSL_DAT_PRI_0;

DAT_open(&datSetup);
...
id = DAT_copy2d(DAT_1D2D,src1d,dst2d,16,8,20);

do {
    ...
}while (DAT_busy(id));
...
DAT_close();
...

```

## 2.2.8 DAT\_setPriority

**void DAT\_setPriority** ( Int *priority* )

**Description**

Sets the priority bit value PRI of OPT register. The priority value can be set by using the type CSL\_DatPriority.

**Arguments**

priority	Priority value
----------	----------------

**Return Value**

None

**Pre Condition**

DAT\_open must be successfully invoked prior to this call.

**Post Condition**

OPT register is set for the priority value

**Modifies**

OPT register

**Example**

```

DAT_Setup      datSetup;
Uint8          dst2d[8][20];
Uint8          src1d[8*16];
datSetup.qchNum = CSL_DAT_QCHA_0;
datSetup.regionNum = CSL_DAT_REGION_GLOBAL ;
datSetup.tccNum = 1;

```

---

```
datSetup.paramNum = 0 ;
datSetup.priority = CSL_DAT_PRI_0;

DAT_open(&datSetup);
...
DAT_setPriority(CSL_DAT_PRI_3);
...
```

---

## 2.3 Data Structures

This section lists the data structures available in the DAT module.

### 2.3.1 DAT\_Setup

#### Detailed description

DAT Setup structure.

#### Field Documentation

**Int DAT\_Setup::paramNum**

Parameter set number for this channel

**Int DAT\_Setup::priority**

Priority/Queue number on which the transfer requests are submitted

**Int DAT\_Setup::qchNum**

QDMA Channel number being requested

**Int DAT\_Setup::regionNum**

Region of operation

**Int DAT\_Setup::tccNum**

Transfer completion code dedicated for DAT

---

## 2.4 Macros

**#define DAT\_1D2D 0x1**  
Transfer type is 1D2D

**#define DAT\_2D1D 0x2**  
Transfer type is 2D1D

**#define DAT\_2D2D 0x3**  
Transfer type is 2D2D

---

## Chapter 3 DDR2 Module

---

---

---

### Topics

<a href="#"><u>3. 1 Overview</u></a>
<a href="#"><u>3. 2 Functions</u></a>
<a href="#"><u>3. 3 Data Structures</u></a>
<a href="#"><u>3. 4 Enumerations</u></a>
<a href="#"><u>3. 5 Macros</u></a>
<a href="#"><u>3. 6 Typedefs</u></a>

---

## 3.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within DDR2 module.

This is a 32-bit DDR2 SDRAM interface. The 32-bit DDR2 Memory Controller bus is used to interface to DDR2 devices. The DDR2 external bus only interfaces to DDR2 devices; it does not share the bus with any other types of peripherals. The DDR2 memory controller interfaces with JESD79D-2A standard compliant DDR2 SDRAM devices. Memory types such as DDR1 SDRAM, SDR SDRAM, SDRAM, and asynchronous memories are not supported. The DDR2 memory controller SDRAM can be used for program and data storage.

The DDR2 memory controller supports the following features:

- JESD79D-2A standard compliant DDR2 SDRAM
- 256 Mbyte memory space
- Data bus width of 32 or 16 bits
- CAS latencies: 2, 3, 4, and 5
- Internal banks: 1, 2, 4, and 8
- Burst length: 8
- Burst type: sequential
- 1 CE signal
- Page sizes: 256, 512, 1024, and 2048
- SDRAM autoinitialization
- Self-refresh mode
- Prioritized refresh
- Programmable refresh rate and backlog counter
- Programmable timing parameters
- Little-endian and big endian transfers

## 3.2 Functions

This section lists the functions available in the DDR2 module.

### 3.2.1 CSL\_dds2Init

**CSL\_Status** CSL\_dds2Init ( [CSL\\_Ddr2Context](#) \* *pContext* )

#### Description

This is the initialization function for the DDR2 CSL. The function must be called before calling any other API from this CSL. This function does not modify any registers or check status. It returns status CSL\_SOK. It has been kept for future use.

#### Arguments

pContext	Pointer to module-context. As DDR2 doesn't have any context based information user is expected to pass NULL.
----------	--

#### Return Value

CSL\_Status

- CSL\_SOK - Always returns

#### Pre Condition

None

#### Post Condition

The CSL for DDR2 is initialized.

#### Modifies

None

#### Example

```
...
if (CSL_SOK != CSL_dds2Init(NULL)) {
    return;
}
...
```

### 3.2.2 CSL\_dds2Open

[CSL\\_Ddr2Handle](#) CSL\_dds2Open ( [CSL\\_Ddr2Obj](#) \* *pDdr2Obj*,  
CSL\_InstNum *dds2Num*,  
[CSL\\_Ddr2Param](#) \* *pDdr2Param*,  
CSL\_Status \* *pStatus*  
)

#### Description

This function returns the handle to the DDR2 instance. The open call sets up the data structures



for the particular instance of DDR2. The handle returned by this call is input argument for rest of the DDR2 CSL APIs.

### Arguments

<code>pDdr2Obj</code>	Pointer to the object that holds reference to the instance of DDR2 requested after the call
<code>ddr2Num</code>	Instance of DDR2 to which a handle is requested
<code>pDdr2Param</code>	Pointer to module specific parameters
<code>pStatus</code>	pointer for returning status of the function call

### Return Value

`CSL_Ddr2Handle`

- Valid DDR2 instance handle will be returned if status value is equal to `CSL_SOK`.

### Pre Condition

The DDR2 must be successfully initialized via `CSL_ddr2Init()` before calling this function.

### Post Condition

- The status is returned in the status variable. If status returned is
  - `CSL_SOK` - Valid DDR2 handle is returned.
  - `CSL_ESYS_FAIL` - The DDR2 instance is invalid.
  - `CSL_ESYS_INVPARAMS` – The object passed is invalid.
- DDR2 object structure is populated.

### Modifies

- The status variable
- object structure

### Example:

```

CSL_Status      status;
CSL_Ddr2Obj     ddr2Obj;
CSL_Ddr2Handle  hDdr2;
...
hDdr2 = CSL_Ddr2Open(&ddr2Obj,
                    CSL_DDR2,
                    NULL,
                    &status);
...

```

## 3.2.3 CSL\_ddr2Close

**CSL\_Status CSL\_ddr2Close** ( [CSL\\_Ddr2Handle](#) *hDdr2* )

### Description

This function closes the specified instance of DDR2.

### Arguments

`hDdr2` DDR2 handle returned by successful 'open'

**Return Value**

CSL\_Status

- CSL\_SOK - DDR2 close successful
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid

**Pre Condition**

Both *CSL\_ddr2Init()* and *CSL\_ddr2Open()* must be called successfully in order before calling *CSL\_ddr2Close()*.

**Post Condition**

The DDR2 CSL APIs can not be called until the DDR2 CSL is reopened again using *CSL\_ddr2Open()*.

**Modifies**

Obj structure values

**Example**

```
CSL_Ddr2Handle    hDdr2;
CSL_Status        status;
...
status = CSL_ddr2Close(hDdr2);
...
```

### 3.2.4 CSL\_ddr2HwSetup

```
CSL_Status CSL_ddr2HwSetup ( CSL\_Ddr2Handle          hDdr2,
                             CSL\_Ddr2HwSetup *          setup
                             )
```

**Description**

This function initializes the device registers with the appropriate values provided through the HwSetup data structure. For information passed through the HwSetup data structure, refer [CSL\\_ddr2HwSetup](#).

**Arguments**

hDdr2	DDR2 handle returned by successful 'open'
setup	Pointer to setup structure, which contains the information to program DDR2 to a required state

**Return Value**

CSL\_Status

- CSL\_SOK – Hwsetup successful
- CSL\_ESYS\_BADHANDLE – Handle passed is invalid
- CSL\_ESYS\_INVPARAMS – The param passed is invalid

**Pre Condition**

Both *CSL\_ddr2Init()* and *CSL\_ddr2Open()* must be called successfully in order before this function.

#### Post Condition

DDR2 registers are configured according to the hardware setup parameters.

#### Modifies

DDR2 registers

#### Example:

```
CSL_Ddr2Handle hDdr2;
CSL_Status status;
CSL_Ddr2Timing1 tim1 = CSL_DDR2_TIMING1_DEFAULTS;
CSL_Ddr2Timing2 tim2 = CSL_DDR2_TIMING2_DEFAULTS;
CSL_Ddr2Settings set = CSL_DDR2_SETTING_DEFAULTS;
CSL_Ddr2HwSetup hwSetup;

hwSetup.refreshRate      = (Uint16)0x753;
hwSetup.timing1Param     = &tim1;
hwSetup.timing2Param     = &tim2;
hwSetup.setParam         = &set;
...
status = CSL_ddr2HwSetup(hDdr2, &hwSetup);
...
```

### 3.2.5 CSL\_ddr2GetHwSetup

```
CSL_Status CSL_ddr2GetHwSetup      ( CSL\_Ddr2Handle          hDdr2,
                                     CSL\_Ddr2HwSetup *      setup
                                     )
```

#### Description

This function gets the current setup of the DDR2. The status is returned through *CSL\_Ddr2HwSetup*. The obtaining of status is the reverse operation of *CSL\_ddr2HwSetup()* function.

#### Arguments

<i>hDdr2</i>	DDR2 handle returned by successful 'open'
<i>setup</i>	Pointer to the hardware setup structure

#### Return Value

CSL\_Status

- CSL\_SOK - Get Hardware setup successful
- CSL\_ESYS\_INVPARAMS - Param passed is invalid
- CSL\_ESYS\_BADHANDLE - Handle is not valid

#### Pre Condition

Both *CSL\_ddr2Init()* and *CSL\_ddr2Open()* must be called successfully in order before calling *CSL\_ddr2GetHwSetup()*.

**Post Condition**

None

**Modifies**

Second parameter setup value

**Example:**

```
CSL_Ddr2Handle    hDdr2;
CSL_Status        status;
CSL_Ddr2Timing1   tim1;
CSL_Ddr2Timing2   tim2;
CSL_Ddr2Settings  set;
CSL_Ddr2HwSetup   hwSetup;

hwSetup.timing1Param    = &tim1;
hwSetup.timing2Param    = &tim2;
hwSetup.setParam        = &set;
...
status = CSL_ddr2GetHwSetup(hDdr2, &hwSetup);
...
```

### 3.2.6 CSL\_ddr2HwControl

```
CSL_Status CSL_ddr2HwControl ( CSL\_Ddr2Handle          hDdr2,
                               CSL\_Ddr2HwControlCmd       cmd,
                               void *                      arg
                               )
```

**Description**

Control operations for the DDR2. For a particular control operation, the pointer to the corresponding data type needs to be passed as argument HwControl function Call. All the arguments (structure elements included) passed to the HwControl function are inputs. For the list of commands supported and argument type that can be *void\** casted and passed with a particular command refer to *CSL\_Ddr2HwControlCmd*.

**Arguments**

hDdr2	DDR2 handle returned by successful 'open'
cmd	The command to this API indicates the action to be taken
arg	Optional argument as per the control command

**Return Value**

CSL\_Status

- CSL\_SOK - Command successful
- CSL\_ESYS\_BADHANDLE - Handle passed is invalid
- CSL\_ESYS\_INVCMD - Command passed is invalid

---

**Pre Condition**

Both *CSL\_ddr2Init()* and *CSL\_ddr2Open()* must be called successfully in order before calling *CSL\_ddr2HwControl()*.

**Post Condition**

DDR2 registers are configured according to the command passed.

**Modifies**

DDR2 registers

**Example:**

```
CSL_Ddr2Handle      hDdr2;
CSL_Status          status;
CSL_Ddr2SelfRefresh arg;
arg = CSL_DDR2_SELF_REFRESH_DISABLE;
...
status = CSL_ddr2HwControl(hDdr2,
                           CSL_DDR2_CMD_SELF_REFRESH, &arg);
...
```

### 3.2.7 CSL\_ddr2GetHwStatus

```
CSL_Status CSL_ddr2GetHwStatus ( CSL\_Ddr2Handle      hDdr2,
                                CSL\_Ddr2HwStatusQuery query,
                                void *                response
                                )
```

**Description**

This function is used to read the current device configuration, status flags and the associated registers. For details about the various status queries supported and the associated data structure to record the response, refer to *CSL\_Ddr2HwStatusQuery*.

**Arguments**

<i>hDdr2</i>	DDR2 handle returned by successful 'open'
<i>query</i>	The query to this API, which indicates the status to be returned
<i>response</i>	Response from the query.

**Return Value**

CSL\_Status

- CSL\_SOK - Hardware status call is successful
- CSL\_ESYS\_BADHANDLE - Not a valid Handle
- CSL\_ESYS\_INVQUERY - Invalid Query
- CSL\_ESYS\_INVPARAMS - Parameter response is not properly initialized

**Pre Condition**

Both *CSL\_ddr2Init()* and *CSL\_ddr2Open()* must be called successfully in order before calling *CSL\_ddr2GetHwStatus()*.

**Post Condition**

None

**Modifies**

Third parameter, response value

**Example:**

```

CSL_Ddr2Handle    hDdr2;
CSL_Status        status;
Uint16            response;
...

status = CSL ddr2GetHwStatus(hDdr2, CSL DDR2 QUERY REFRESH RATE,
                             &response);
...

```

### 3.2.8 CSL\_ddr2HwSetupRaw

```

CSL_Status CSL_ddr2HwSetupRaw      ( CSL\_Ddr2Handle      hDdr2,
                                     CSL\_Ddr2Config * config
                                     )

```

**Description**

This function initializes the device registers with the register-values provided through the Config data structure. This configures registers based on a structure of register values, as compared to HwSetup, which configures registers based on structure of bit field values.

**Arguments**

<code>hDdr2</code>	Handle to the DDR2 external memory interface instance
<code>config</code>	Pointer to the config structure containing the device register values

**Return Value**

CSL\_Status

- CSL\_SOK - Configuration successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Configuration structure pointer is not properly initialized

**Pre Condition**

*CSL\_ddr2Init()* and *CSL\_ddr2Open()* must be called successfully before calling this function.

**Post Condition**

The registers of the specified DDR2 instance will be setup according to the values passed through the Config structure.

**Modifies**

Hardware registers of the DDR2

---

**Example**

```

CSL_Ddr2Handle    hDdr2;
CSL_Ddr2Config    config = CSL_DDR2_CONFIG_DEFAULTS;
CSL_Status        status;
...
status = CSL_ddr2HwSetupRaw(hDdr2, &config);
...

```

### 3.2.9 CSL\_ddr2GetBaseAddress

```

CSL_Status CSL_ddr2GetBaseAddress ( CSL_InstNum      ddr2Num,
                                   CSL\_Ddr2Param *    pDdr2Param,
                                   CSL\_Ddr2BaseAddress * pBaseAddress
                                   )

```

**Description**

Function to get the base address of the peripheral instance. This function is used for getting the base address of the peripheral instance. This function will be called inside the CSL\_ddr2Open() function call. This function is open for re-implementing if the user wants to modify the base address of the peripheral object to point to a different location and there by allow CSL initiated write/reads into peripheral MMRs go to an alternate location.

**Arguments**

ddr2Num	Specifies the instance of the DDR2 external memory interface for which the base address is requested
pDdr2Param	Module specific parameters.
pBaseAddress	Pointer to the base address structure to return the base address details.

**Return Value**

CSL\_Status

- CSL\_SOK - Successful on getting the base address of DDR2
- CSL\_ESYS\_FAIL - The DDR2 external memory interface instance is not available.
- CSL\_ESYS\_INVPARAMS - Invalid parameter

**Pre Condition**

None

**Post Condition**

Base address structure is populated.

**Modifies**

1. The status variable
2. Base address structure

**Example**

```

CSL_Status        status;

```

---

```
CSL_Ddr2BaseAddress  baseAddress;  
...  
status = CSL_ddr2GetBaseAddress(CSL_DDR2, NULL, &baseAddress);  
...
```



## 3.3 Data Structures

This section lists the data structures available in the DDR2 module.

### 3.3.1 CSL\_Ddr2Obj

#### Detailed Description

This object contains the reference to the instance of DDR2 opened using the *CSL\_ddr2Open()*. The pointer to this is passed to all DDR2 CSL APIs. *CSL\_ddr2Open()* function initializes this structure based on the parameters passed.

#### Field Documentation

##### **CSL\_InstNum CSL\_Ddr2Obj::perNum**

This is the instance of DDR2 being referred to by this object

##### **CSL\_Ddr2RegsOvly CSL\_Ddr2Obj::regs**

Pointer to the register overlay structure of the DDR2

### 3.3.2 CSL\_Ddr2Config

#### Detailed Description

DDR2 config structure, which is used in *CSL\_ddr2HwSetupRaw()* function. This is a structure of register values, rather than a structure of register field values like *CSL\_Ddr2HwSetup*.

#### Field Documentation

##### **Volatile Uint32 CSL\_Ddr2Config::SDCFG**

SDRAM Config Register

##### **Volatile Uint32 CSL\_Ddr2Config::SDRFC**

SDRAM Refresh Control Register

##### **Volatile Uint32 CSL\_Ddr2Config::SDTIM1**

SDRAM Timing1 Register

##### **Volatile Uint32 CSL\_Ddr2Config::SDTIM2**

SDRAM Timing2 Register

##### **Volatile Uint32 CSL\_Ddr2Config::BPRIO**

VBUSM Burst Priority Register

### 3.3.3 CSL\_Ddr2Context

#### Detailed Description

DDR2 specific context information. Present implementation doesn't have any Context information.

#### Field Documentation

##### **Uint16 CSL\_Ddr2Context::contextInfo**

Context information of DDR2 external memory interface CSL passed as an argument to *CSL\_ddr2Init()*. Present implementation of DDR2 CSL doesn't have any context information; hence assigned NULL. The declaration is just a placeholder for future implementation.

### 3.3.4 CSL\_Ddr2Param

#### Detailed Description

This is module specific parameter. Present implementation of DDR2 CSL doesn't have any module specific parameters.

#### Field Documentation

#### CSL\_BitMask16 CSL\_Ddr2Param::flags

Bit mask to be used for module specific parameters. The declaration is just a placeholder for future implementation. Passed as an argument to CSL\_ddr2Open().

### 3.3.5 CSL\_Ddr2HwSetup

#### Detailed Description

This has all the fields required to configure DDR2 at Power Up (after a Hardware Reset) or a Soft Reset. This structure is used to setup or obtain existing setup of DDR2 using *CSL\_ddr2HwSetup()* and *CSL\_ddr2GetHwSetup()* functions respectively.

#### Field Documentation

#### UInt16 CSL\_Ddr2HwSetup::refreshRate

Refresh Rate

#### [CSL\\_Ddr2Settings](#)\* CSL\_Ddr2HwSetup::setParam

Structure for DDR2 SDRAM configuration parameter

#### [CSL\\_Ddr2Timing1](#)\* CSL\_Ddr2HwSetup::timing1Param

Structure for DDR2 SDRAM Timing1

#### [CSL\\_Ddr2Timing2](#)\* CSL\_Ddr2HwSetup::timing2Param

Structure for DDR2 SDRAM Timing2

### 3.3.6 CSL\_Ddr2BaseAddress

#### Detailed Description

This structure contains the base address information for the DDR2 instance.

#### Field Documentation

#### CSL\_Ddr2RegsOvly CSL\_Ddr2BaseAddress::regs

Base address of the configuration registers of the peripheral

### 3.3.7 CSL\_Ddr2Timing1

#### Detailed Description

Timing1 structure to set the Timing1 register of DDR2 SDRAM.

#### Field Documentation

#### UInt8 CSL\_Ddr2Timing1::tras

Specifies TRAS value: Minimum number of DDR2 EMIF cycles from Activate to Pre-charge command, minus one

---

**Uint8 CSL\_Ddr2Timing1::trc**

Specifies TRC value: Minimum number of DDR2 EMIF cycles from Activate command to Activate command, minus one

**Uint8 CSL\_Ddr2Timing1::trcd**

Specifies TRCD value: Minimum number of DDR2 EMIF cycles from Active to Read or Write command, minus one

**Uint8 CSL\_Ddr2Timing1::trfc**

Specifies TRFC value: Minimum number of DDR2 EMIF cycles from Refresh or Load command to Refresh or Activate command, minus one

**Uint8 CSL\_Ddr2Timing1::trp**

Specifies TRP value: Minimum number of DDR2 EMIF cycles from Pre-charge to Active or Refresh command, minus one

**Uint8 CSL\_Ddr2Timing1::trrd**

Specifies TRRD value: Minimum number of DDR2 EMIF cycles from Activate command to Activate command for a different bank, minus one

**Uint8 CSL\_Ddr2Timing1::twr**

Specifies TWR value: Minimum number of DDR2 EMIF cycles from last write transfer to Pre-charge command, minus one

**Uint8 CSL\_Ddr2Timing1::twtr**

Specifies the minimum number of DDR2 EMIF clock cycles from last DDR Write to DDR Read, minus one

### **3.3.8 CSL\_Ddr2Timing2**

#### **Detailed Description**

Timing2 structure to set the Timing2 register of DDR2 SDRAM.

#### **Field Documentation**

**Uint8 CSL\_Ddr2Timing2::tcke**

Specifies the minimum number of DDR2 EMIF clock cycles between pado\_mcke\_o changes, minus one.

**Uint8 CSL\_Ddr2Timing2::todt**

Specifies the minimum number of DDR2 EMIF clock cycles from ODT enable to write data driven for DDR2 SDRAM.

**Uint8 CSL\_Ddr2Timing2::trtp**

Specifies the minimum number of DDR2 EMIF clock cycles from the last Read command to a Pre-charge command for DDR2 SDRAM, minus one.

**Uint8 CSL\_Ddr2Timing2::tsxnr**

Specifies the minimum number of DDR2 EMIF clock cycles from Self-Refresh exit to any command other than a Read command, minus one.

**Uint8 CSL\_Ddr2Timing2::tsxrd**

Specifies the minimum number of DDR2 EMIF clock cycles from Self-Refresh exit to a Read command for DDR SDRAM, minus one.

---

### 3.3.9 CSL\_Ddr2Settings

#### Detailed Description

This structure contains the fields to set the DDR2 SDRAM. All fields needed for DDR2 SDRAM settings are present in this structure.

#### Field Documentation

[CSL\\_Ddr2CasLatency](#) **CSL\_Ddr2Settings::casLatncy**  
CAS Latency

[CSL\\_Ddr2IntBank](#) **CSL\_Ddr2Settings::ibank**  
Defines number of banks inside connected SDRAM devices

[CSL\\_Ddr2PageSize](#) **CSL\_Ddr2Settings::pageSize**  
Defines the internal page size of connected SDRAM devices

[CSL\\_Ddr2Mode](#) **CSL\_Ddr2Settings:: narrowMode**  
SDRAM data bus width

[CSL\\_Ddr2Drive](#) **CSL\_Ddr2Settings:: ddrDrive**  
DDR SDRAM drive strength

### 3.3.10 CSL\_Ddr2ModIdRev

#### Detailed Description

DDR2 Module ID and Revision structure is used for querying the DDR2 module Id and revision.

#### Field Documentation

**UInt8 CSL\_Ddr2ModIdRev::majRev**  
DDR2 EMIF Major Revision

**UInt8 CSL\_Ddr2ModIdRev::minRev**  
DDR2 EMIF Minor Revision

**UInt16 CSL\_Ddr2ModIdRev::modId**  
DDR2 EMIF Module ID

## 3.4 Enumerations

This section lists the enumerations available in the DDR2 module.

### 3.4.1 CSL\_Ddr2CasLatency

#### **enum CSL\_Ddr2CasLatency**

Enumeration for bit field CL of SDRAM Config Register.

##### **Enumeration values:**

<i>CSL_DDR2_CAS_LATENCY_2</i>	Cas Latency is 2
<i>CSL_DDR2_CAS_LATENCY_3</i>	Cas Latency is 3
<i>CSL_DDR2_CAS_LATENCY_4</i>	Cas Latency is 4
<i>CSL_DDR2_CAS_LATENCY_5</i>	Cas Latency is 5

### 3.4.2 CSL\_Ddr2IntBank

#### **enum CSL\_Ddr2IntBank**

Enumeration for bit field ibank of SDRAM Config Register.

##### **Enumeration values:**

<i>CSL_DDR2_1_SDRAM_BANKS</i>	DDR2 SDRAM has one internal bank
<i>CSL_DDR2_2_SDRAM_BANKS</i>	DDR2 SDRAM has two internal banks
<i>CSL_DDR2_4_SDRAM_BANKS</i>	DDR2 SDRAM has four internal bank
<i>CSL_DDR2_8_SDRAM_BANKS</i>	DDR2 SDRAM has eight internal banks

### 3.4.3 CSL\_Ddr2PageSize

#### **enum CSL\_Ddr2PageSize**

Enumeration for bit field pagesize of SDRAM Config Register.

##### **Enumeration values:**

<i>CSL_DDR2_256WORD_8COL_ADDR</i>	256-word pages requiring 8 column address bits
<i>CSL_DDR2_512WORD_9COL_ADDR</i>	512-word pages requiring 9 column address bits
<i>CSL_DDR2_1024WORD_10COL_ADDR</i>	1024-word pages requiring 10 column address bits
<i>CSL_DDR2_2048WORD_11COL_ADDR</i>	2048-word pages requiring 11 column address bits

### 3.4.4 CSL\_Ddr2SelfRefresh

#### **enum CSL\_Ddr2SelfRefresh**

Enumeration for bit field SR of SDRAM Config Register.

##### **Enumeration values:**

<i>CSL_DDR2_SELF_REFRESH_DISABLE</i>	Disables Self Refresh on DDR2
<i>CSL_DDR2_SELF_REFRESH_ENABLE</i>	Connected DDR2 SDRAM device will enter Self Refresh Mode and DDR2 EMIF enters Self Refresh State

### 3.4.5 CSL\_Ddr2HwStatusQuery

**enum CSL\_Ddr2HwStatusQuery**

Enumeration for queries passed to *CSL\_ddr2GetHwStatus()*.

This is used to get the status of different operations

**Enumeration values:**

<i>CSL_DDR2_QUERY_REV_ID</i>	Get the DDR2 EMIF module ID and revision numbers. <b>Parameters:</b> (CSL_Ddr2ModIdRev *)
<i>CSL_DDR2_QUERY_REFRESH_RATE</i>	Get the EMIF refresh rate information <b>Parameters:</b> (UInt16 *)
<i>CSL_DDR2_QUERY_SELF_REFRESH</i>	Get self refresh bit value <b>Parameters:</b> (CSL_Ddr2SelfRefresh *)
<i>CSL_DDR2_QUERY_IFRDY</i>	Reflects the value on the IFRDY_ready port (active high) that defines whether the DDR PHY is ready for normal operation. <b>Parameters:</b> (UInt8 *)
<i>CSL_DDR2_QUERY_ENDIAN</i>	Gets the the current endian of DDR2 emif from the SDRAM Status register. <b>Parameters:</b> (UInt8 *)

### 3.4.6 CSL\_Ddr2HwControlCmd

**enum CSL\_Ddr2HwControlCmd**

Enumeration for commands passed to *CSL\_ddr2HwControl()*.

This is used to select the commands to control the operations existing setup of DDR2. The arguments to be passed with each enumeration if any are specified next to the enumeration.

**Enumeration values:**

<i>CSL_DDR2_CMD_SELF_REFRESH</i>	Self refresh enable or disable based on arg passed <b>Parameters:</b> (CSL_Ddr2SelfRefresh *)
<i>CSL_DDR2_CMD_REFRESH_RATE</i>	Enters the Refresh rate value <b>Parameters:</b> (UInt16 *)
<i>CSL_DDR2_CMD_PRIO_RAISE</i>	Number of memory transfers after which the DDR2 EMIF momentarily raises the priority of old commands in the VBUSM Command FIFO. <b>Parameters:</b> (UInt8 *)

---

### 3.4.7 CSL\_Ddr2Mode

**enum CSL\_Ddr2Mode**

Enumeration for bit field narrow\_mode of SDRAM Config Register

**Enumeration values:**

CSL\_DDR2\_NORMAL\_MODE  
CSL\_DDR2\_NARROW\_MODE

DDR2 SDRAM data bus width is 32 bits  
DDR2 SDRAM data bus width is 16 bits

### 3.4.8 CSL\_Ddr2Drive

**enum CSL\_Ddr2Drive**

Enumeration for bit field ddr\_drive of SDRAM Config Register

**Enumeration values:**

CSL\_DDR2\_NORM\_DRIVE

DDR2 SDRAM data bus width is 32 bits

CSL\_DDR2\_WEAK\_DRIVE

DDR2 SDRAM data bus width is 16 bits

## 3.5 Macros

```
#define CSL_DDR2_CONFIG_DEFAULTS \
{ \
    CSL_DDR2_SDCFG_DEFAULT, \
    CSL_DDR2_SDRFC_DEFAULT, \
    CSL_DDR2_SDTIM1_DEFAULT, \
    CSL_DDR2_SDTIM2_DEFAULT, \
    CSL_DDR2_BPRI0_RESETVAL \
}
```

Default values for Config structure.

```
#define CSL_DDR2_SETTING_DEFAULTS \
{ \
    (CSL_Ddr2CasLatency)CSL_DDR2_CAS_LATENCY_5, \
    (CSL_Ddr2IntBank)CSL_DDR2_4_SDRAM_BANKS, \
    (CSL_Ddr2PageSize)CSL_DDR2_256WORD_8COL_ADDR, \
    (CSL_Ddr2Mode)CSL_DDR2_NORMAL_MODE, \
    (CSL_Ddr2Drive)CSL_DDR2_NORM_DRIVE \
}
```

The default values of DDR2 SDRAM settings.

```
#define CSL_DDR2_TIMING1_DEFAULTS \
{ \
    (UInt8)CSL_DDR2_TIMING1_TRFC_DEFAULT, \
    (UInt8)CSL_DDR2_TIMING1_TRP_DEFAULT, \
    (UInt8)CSL_DDR2_TIMING1_TRCD_DEFAULT, \
    (UInt8)CSL_DDR2_TIMING1_TWR_DEFAULT, \
    (UInt8)CSL_DDR2_TIMING1 TRAS_DEFAULT, \
    (UInt8)CSL_DDR2_TIMING1_TRC_DEFAULT, \
    (UInt8)CSL_DDR2_TIMING1_TRRD_DEFAULT, \
    (UInt8)CSL_DDR2_TIMING1_TWTR_DEFAULT \
}
```

The default values of DDR2 SDRAM Timing1 Control structure.

```
#define CSL_DDR2_TIMING2_DEFAULTS \
{ \
    (UInt8)CSL_DDR2_TIMING2_T_ODT_DEFAULT, \
    (UInt8)CSL_DDR2_TIMING2_TSXNR_DEFAULT, \
    (UInt8)CSL_DDR2_TIMING2_TSXRD_DEFAULT, \
    (UInt8)CSL_DDR2_TIMING2_TRTP_DEFAULT, \
    (UInt8)CSL_DDR2_TIMING2_TCKE_DEFAULT \
}
```

The default values of DDR2 SDRAM Timing2 Control structure.

```
#define CSL_DDR2_TIMING1_TRFC_DEFAULT 0x7F
#define CSL_DDR2_TIMING1_TRP_DEFAULT 0x07
#define CSL_DDR2_TIMING1_TRCD_DEFAULT 0x07
#define CSL_DDR2_TIMING1_TWR_DEFAULT 0x07
#define CSL_DDR2_TIMING1 TRAS_DEFAULT 0x1F
#define CSL_DDR2_TIMING1_TRC_DEFAULT 0x1F
#define CSL_DDR2_TIMING1_TRRD_DEFAULT 0x07
#define CSL_DDR2_TIMING1_TWTR_DEFAULT 0x03
```



---

The defaults of DDR2 SDRAM Timing1 Control structure

```
#define CSL_DDR2_TIMING2_T_ODT_DEFAULT    0x03
#define CSL_DDR2_TIMING2_TSXNR_DEFAULT    0x7F
#define CSL_DDR2_TIMING2_TSXRD_DEFAULT    0xFF
#define CSL_DDR2_TIMING2_TRTP_DEFAULT     0x07
#define CSL_DDR2_TIMING2_TCKE_DEFAULT     0x1F
```

The defaults of DDR2 SDRAM Timing2 Control structure

```
#define CSL_DDR2_SDCFG_DEFAULT            (0x00008A20u)
#define CSL_DDR2_SDRFC_DEFAULT            (0x00000753u)
#define CSL_DDR2_SDTIM1_DEFAULT           (0xFFFFFFFFBu)
#define CSL_DDR2_SDTIM2_DEFAULT           (0x007FFFFFFu)
```

The default values of SDRAM config, refresh, timing1 and timing2 registers, which are other than the reset values

---

## 3.6 Typedefs

**typedef CSL\_Ddr2Obj \* CSL\_Ddr2Handle**

This is a pointer to CSL\_Ddr2Obj and is passed as the first parameter to all DDR2 CSL APIs

---

## Chapter 4

### EDMA MODULE

---

---

---

#### Topics

<a href="#"><u>4. 1 Overview</u></a>
<a href="#"><u>4. 2 Functions</u></a>
<a href="#"><u>4. 3 Data Structures</u></a>
<a href="#"><u>4. 4 Enumerations</u></a>
<a href="#"><u>4. 5 Macros</u></a>
<a href="#"><u>4. 6 Typedefs</u></a>

---

## 4.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within EDMA module.

The EDMA controller handles all data transfers between the level-two (L2) cache/memory controller and the device peripherals. These data transfers include cache servicing, non-cacheable memory accesses, user-programmed data transfers, and host accesses. The EDMA supports up to 64-event channels and 4 QDMA channels. The EDMA consists of a scalable Parameter RAM (PaRAM) that supports flexible ping-pong, circular buffering, channel-chaining, auto-reloading, and memory protection. The EDMA allows movement of data to/from any addressable memory spaces, including internal memory (L2 SRAM), peripherals, and external memory.

## 4.2 Functions

This section lists the functions available in the EDMA module.

### 4.2.1 CSL\_edma3Init

**CSL\_Status** CSL\_edma3Init ( [CSL\\_Edma3Context](#) \* *pContext* )

#### Description

This is the initialization function for the EDMA CSL. The function must be called before calling any other API from this CSL. This function does not modify any registers or check status. It returns status CSL\_SOK. It has been kept for future use.

#### Arguments

<i>pContext</i>	Pointer to module-context. As edma doesn't have any context based information user is expected to pass NULL.
-----------------	--

#### Return Value

CSL\_Status

- CSL\_SOK - Always returns

#### Pre Condition

None

#### Post Condition

None

#### Modifies

None

#### Example

```
...
if (CSL_edma3Init(NULL) != CSL_SOK) {
    return;
}
...
```

### 4.2.2 CSL\_edma3Open

[CSL\\_Edma3Handle](#) CSL\_edma3Open ( [CSL\\_Edma3Obj](#) \* *pEdmaObj*,  
CSL\_InstNum *edmaNum*,  
[CSL\\_Edma3ModuleAttr](#) \* *pAttr*,  
CSL\_Status \* *pStatus*  
)

#### Description

This function opens the EDMA3 CSL. It returns a handle to the edma instance. This handle is passed to all other CSL APIs, as the reference to the EDMA instance.

## Arguments

<code>pEdmaObj</code>	Pointer to EDMA Module Object
<code>edmaNum</code>	Instance of EDMA to be opened
<code>pAttr</code>	EDMA Attribute pointer
<code>pStatus</code>	Status of the function call

## Return Value

`CSL_Edma3Handle`

- Valid Edma handle will be returned if status value is equal to `CSL_SOK`.

## Pre Condition

The EDMA must be successfully initialized via `CSL_edma3Init()` before calling this function.

## Post Condition

1. The status is returned in the `pStatus` variable. If status returned is

- `CSL_SOK` - Valid EDMA handle is returned
- `CSL_ESYS_FAIL` -The EDMA instance is invalid
- `CSL_ESYS_INVPARAMS` -The object passed is invalid

2. EDMA object structure is populated.

## Modifies

- The status variable
- EDMA object structure

## Example

```
CSL_Edma3Handle    hModule;
CSL_Edma3Obj       edmaObj;
CSL_Status         status;
...
// Module Initialization
status = CSL_edma3Init(NULL);

// Module Level Open
hModule = CSL_edma3Open(&edmaObj, CSL_EDMA3, NULL, &status);
...
```

## 4.2.3 CSL\_edma3Close

**CSL\_Status CSL\_edma3Close**                      ( [CSL\\_Edma3Handle](#)                      ***hEdma***                      )

### Description

This is a module level close required to invalidate the module handle. The module handle must not be used after this API call.

---

**Arguments**

hEdma	Handle to the EDMA Instance
-------	-----------------------------

**Return Value**

CSL\_Status

- CSL\_SOK - EDMA is closed successfully.
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid

**Pre Condition**

The functions *CSL\_edma3Init()* and *CSL\_edma3Open()* have to be called in order before calling this function.

**Post Condition**

The EDMA CSL APIs can not be called until the EDMA CSL is reopened again using *CSL\_edma3Open()*.

**Modifies**

CSL\_edma3Obj structure values

**Example**

```

CSL_Edma3Handle      hModule;
CSL_Edma3HwSetup     hwSetup;
CSL_Edma3Obj         edmaObj;
CSL_Edma3HwDmaChannelSetup dmahwSetup[CSL_EDMA3_NUM_DMACH] =
                    CSL_EDMA3_DMACHANNELSETUP_DEFAULT;

CSL_Status status;

// Module Initialization
CSL_edma3Init(NULL);

// Module Level Open
hModule = CSL_edma3Open(&edmaObj, CSL_EDMA3, NULL, &status);

// Module Setup
hwSetup.dmaChaSetup  = &dmahwSetup[0];
hwSetup.qdmaChaSetup = NULL;
CSL_edma3HwSetup(hModule, &hwSetup);

// Open Channels, setup transfers etc
...
// Close Module
status = CSL_edma3Close(hModule);

```

## 4.2.4 CSL\_edma3HwSetup

CSL_Status CSL_edma3HwSetup	( <a href="#">CSL_Edma3Handle</a>	<i>hMod,</i>
	<a href="#">CSL_Edma3HwSetup</a> *	<i>setup</i>
	)	

---

**Description**

This function initializes the device registers with the appropriate values provided through the HwSetup Data structure. After the Setup is completed, the device is ready for operation. For information passed through the HwSetup data structure, refer CSL\_Edma3HwSetup. This does the setup for all dma/qdma channels viz. the parameter entry mapping, the trigger word setting (if QDMA channels) and the event queue mapping of the channel.

**Arguments**

hMod	Edma module Handle
setup	Pointer to the setup structure

**Return Value**

CSL\_Status

- CSL\_SOK – Successful completion of hardware setup
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid
- CSL\_ESYS\_INVPARAMS - The parameter passed is invalid

**Pre Condition**

Functions *CSL\_edma3Init()*, *CSL\_edma3Open()* must be called successfully in that order before calling this API.

**Post Condition**

EDMA registers are configured according to the hardware setup parameters.

**Modifies**

EDMA registers

**Example**

```
CSL_Edma3Handle      hModule;
CSL_Edma3HwSetup     hwSetup;
CSL_Edma3Obj         edmaObj;

CSL_Edma3HwDmaChannelSetup dmahwSetup[CSL_EDMA3_NUM_DMACH] =
    CSL_EDMA3_DMACHANNELSETUP_DEFAULT;
CSL_Edma3HwQdmaChannelSetup qdmahwSetup[CSL_EDMA3_NUM_QDMACH] =
    CSL_EDMA3_QDMACHANNELSETUP_DEFAULT;
CSL_Status            status;

// Module Initialization
CSL_edma3Init(NULL);

// Module Level Open
hModule = CSL_edma3Open(&edmaObj, CSL_EDMA3, NULL, &status);

// Module Setup
hwSetup.dmaChaSetup = &dmahwSetup[0];
hwSetup.qdmaChaSetup = &qdmahwSetup[0];
status = CSL_edma3HwSetup(hModule, &hwSetup);
...
```



## 4.2.5 CSL\_edma3GetHwSetup

```
CSL_Status CSL_edma3GetHwSetup      ( CSL\_Edma3Handle      hMod,
                                     CSL\_Edma3HwSetup * setup
                                     )
```

### Description

It gets the hwsetup parameters of the all edma/qdma channels.

### Arguments

<i>hMod</i>	Edma Handle
<i>setup</i>	Pointer to the setup structure

### Return Value

CSL\_Status

- CSL\_SOK - Getting module setup is successful
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid
- CSL\_ESYS\_INVPARAMS - The parameter passed is Invalid

### Pre Condition

The functions *CSL\_edma3Init()*, *CSL\_edma3Open()* must be called successfully in order before calling *CSL\_edma3GetHwSetup()*.

### Post Condition

The hardware setup structure is populated with the hardware setup parameters.

### Modifies

None

### Example

```
CSL_Edma3Handle      hModule;
CSL_Edma3HwSetup     hwSetup, gethwSetup;
CSL_Edma3Obj         edmaObj;
CSL_Edma3HwDmaChannelSetup dmahwSetup[CSL_EDMA3_NUM_DMACH] =
    CSL_EDMA3_DMACHANNELSETUP_DEFAULT;
CSL_Edma3HwDmaChannelSetup getdmahwSetup[CSL_EDMA3_NUM_DMACH];
CSL_Status           status;

// Module Initialization
CSL_edma3Init(NULL);

// Module Level Open
hModule = CSL_edma3Open(&edmaObj, CSL_EDMA3, NULL, &status);

// Module Setup
hwSetup.dmaChaSetup = &dmahwSetup[0];
hwSetup.qdmaChaSetup = NULL;
CSL_edma3HwSetup(hModule, &hwSetup);
// Get Module Setup
```

---

```

gethwSetup.dmaChaSetup = &getdmahwSetup[0];
gethwSetup.qdmaChaSetup = NULL;
status = CSL_edma3GetHwSetup(hModule,&gethwSetup);
...

```

## 4.2.6 CSL\_edma3HwControl

```

CSL_Status CSL_edma3HwControl      ( CSL\_Edma3Handle           hMod,
                                     CSL\_Edma3HwControlCmd    cmd,
                                     void *                          cmdArg
                                   )

```

### Description

This function takes a command with an optional argument and implements it. This function is used to carry out the different operations performed by EDMA.

### Arguments

<code>hMod</code>	Edma module Handle
<code>cmd</code>	The command to this API which indicates the action to be taken
<code>cmdArg</code>	Pointer argument specific to the command

### Return Value

CSL\_Status

- CSL\_SOK - Command execution successful
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid
- CSL\_ESYS\_INVCMD - The command passed is invalid

### Pre Condition

The functions `CSL_edma3Init()`, `CSL_edma3Open()` must be called successfully in order before calling this API.

### Post Condition

Edma registers are configured according to the command and the command arguments. The command determines which registers are modified.

### Modifies

EDMA registers determined by the command

### Example

```

CSL_Edma3Handle      hModule;
CSL_Edma3HwSetup     hwSetup;
CSL_Edma3Obj         edmaObj;
CSL_Edma3QueryInfo   info;
CSL_Edma3CmdDrae     regionAccess;
CSL_Edma3HwDmaChannelSetup dmahwSetup[CSL_EDMA3_NUM_DMACH] = \
    CSL_EDMA3_DMACHANNELSETUP_DEFAULT;

```

---

```

CSL_Status          status;

// Module Initialization
CSL_edma3Init(NULL);

// Module Level Open
hModule = CSL_edma3Open(&edmaObj, CSL_EDMA3, NULL, &status);

// Module Setup
hwSetup.dmaChaSetup = &dmahwSetup[0];
hwSetup.qdmaChaSetup = NULL;
CSL_edma3HwSetup(hModule, &hwSetup);

// Query Module Info
CSL_edma3GetHwStatus(hModule, CSL_EDMA3_QUERY_INFO, &info);

// DRAE Enable(Bits 0-15) for the Shadow Region 0.
regionAccess.region = CSL_EDMA3_REGION_0 ;
regionAccess.drae = 0xFFFF ;
regionAccess.draeh = 0x0000 ;
CSL_edma3HwControl(hModule, CSL_EDMA3_CMD_DMAREGION_ENABLE, \
                  &regionAccess);
...

```

## 4.2.7 CSL\_edma3GetHwStatus

```

CSL_Status CSL_edma3GetHwStatus ( CSL\_Edma3Handle          hMod,
                                CSL\_Edma3HwStatusQuery myQuery,
                                void *                response
                                )

```

### Description

This function gets the status of the different operations or the current setup of EDMA module.

### Arguments

hMod	Edma module handle
myQuery	Query to be performed
response	Pointer to buffer to return the data requested by the query passed

### Return Value

CSL\_Status

- CSL\_SOK - Getting the status of edma is successful
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid
- CSL\_ESYS\_INVQUERY - The query passed is invalid
- CSL\_ESYS\_INVPARAMS - The parameter passed is invalid

---

**Pre Condition**

The functions *CSL\_edma3Init()*, *CSL\_edma3Open()* must be called successfully in order before calling this API. Argument type that can be void\* casted and passed with a particular command refer to *CSL\_Edma3HwStatusQuery*.

**Post Condition**

None

**Modifies**

The input argument "response" is modified.

**Example**

```

CSL_Edma3Handle          hModule;
CSL_Edma3HwSetup         hwSetup;
CSL_Edma3Obj             edmaObj;
CSL_Edma3QueryInfo       info;
CSL_Status               status;
CSL_Edma3HwDmaChannelSetup dmahwSetup[CSL_EDMA3_NUM_DMACH] = \
                        CSL_EDMA3_DMACHANNELSETUP_DEFAULT;

// Module Initialization
CSL_edma3Init(NULL);

// Module Level Open
hModule = CSL_edma3Open(&edmaObj, CSL_EDMA3, NULL, &status);

// Module Setup
hwSetup.dmaChaSetup = &dmahwSetup[0];
hwSetup.qdmaChaSetup = NULL;
CSL_edma3HwSetup(hModule, &hwSetup);

// Query Module Info
CSL_edma3GetHwStatus(hModule, CSL_EDMA3_QUERY_INFO, &info);
...

```

## 4.2.8 CSL\_edma3ccGetModuleBaseAddr

```

CSL_Status CSL_edma3ccGetModuleBaseAddr (
                                CSL_InstNum          edmaNum,
                                CSL\_Edma3ModuleAttr \*          pParam,
                                CSL\_Edma3ModuleBaseAddress \* pBaseAddress
                                )

```

**Description**

This function is used for getting the base-address of the EDMA module. This function will be called inside the *CSL\_edma3Open()*/*CSL\_edma3ChannelOpen()* function call.

**Note:** This function is open for re-implementation if the user wants to modify the base address of the peripheral object to point to a different location and there by allow CSL initiated write/reads into peripheral MMRs go to an alternate location.

**Arguments**

edmaNum	Specifies the instance of the edma to be opened
pParam	Module specific parameters

pBaseAddress	Pointer to baseaddress structure containing base address details
--------------	--

**Return Value**

CSL\_Status

- CSL\_SOK - Successfully retrieved base address
- CSL\_ESYS\_FAIL - The instance number is invalid.
- CSL\_ESYS\_INVPARAMS – Invalid Base address structure

**Pre Condition**

None

**Post Condition**

Base Address structure is populated.

**Modifies**

- The status variable
- Base address structure is modified.

**Example**

```

CSL_Status          status;
CSL_Edma3ModuleBaseAddress  baseAddress;
...
status = CSL_edma3ccGetModuleBaseAddr(CSL_EDMA3, NULL,
                                     &baseAddress);
...

```

## 4.2.9 CSL\_edma3ChannelOpen

**CSL\_Edma3ChannelHandle** **CSL\_edma3ChannelOpen(** **CSL\_Edma3ChannelObj** \* **pEdmaObj,**  
**CSL\_InstNum** **edmaNum,**  
**CSL\_Edma3ChannelAttr** \* **pChAttr,**  
**CSL\_Status \*** **pStatus**  
**)**

**Description**

The API returns a handle for the specified EDMA Channel for use. The channel can be re-opened anytime after it has been normally closed if so required. The handle returned by this call is input as an essential argument for many of the APIs described for this module.

**Arguments**

pEdmaObj	pointer to the object that holds reference to the channel instance of the Specified EDMA
edmaNum	EDMA Instance
pChAttr	Instance of Channel requested and Region

---

pStatus	Status of the function call
---------	-----------------------------

**Return Value**

CSL\_Edma3ChannelHandle

The requested channel instance of the EDMA if the call is successful, else a NULL is returned.

**Pre Condition**

Functions *CSL\_edma3Init()*, *CSL\_edma3Open()* must be invoked successfully in order before calling this API.

**Post Condition**

1. The status is returned in the status variable. If status returned is

- CSL\_SOK - Valid channel handle is returned
- CSL\_ESYS\_FAIL - The EDMA instance is invalid
- CSL\_ESYS\_INVPARAMS - The Parameters passed are invalid

2. EDMA channel object structure is populated.

**Modifies**

1. The status variable
2. EDMA channel object structure

**Example**

```

CSL_Edma3Handle          hModule;
CSL_Edma3HwSetup         hwSetup;
CSL_Edma3Obj             edmaObj;
CSL_Edma3ChannelObj      chObj;
CSL_Edma3CmdDrae         regionAccess;
CSL_Edma3ChannelHandle   hChannel;
CSL_Edma3ChannelAttr     chAttr;
CSL_Edma3HwDmaChannelSetup dmahwSetup[CSL_EDMA3_NUM_DMACH] =
                        CSL_EDMA3_DMACHANNELSETUP_DEFAULT;

CSL_Status               status;

// Module Initialization
CSL_edma3Init(NULL);

// Module Level Open
hModule = CSL_edma3Open(&edmaObj, CSL_EDMA3, NULL, &status);

// Module Setup
hwSetup.dmaChaSetup = &dmahwSetup[0];
hwSetup.qdmaChaSetup = NULL;
CSL_edma3HwSetup(hModule, &hwSetup);

// DRAE Enable(Bits 0-15) for the Shadow Region 0.
regionAccess.region = CSL_EDMA3_REGION_0 ;
regionAccess.drae = 0xFFFF ;
regionAccess.draeh = 0x0000 ;
CSL_edma3HwControl(hModule, CSL_EDMA3_CMD_DMAREGION_ENABLE, \
                    &regionAccess);

```

```
// Channel 0 Open in context of Shadow region 0
chAttr.regionNum = CSL_EDMA3_REGION_0;
chAttr.chaNum = CSL_EDMA3_CHA_DSP_EVT;
hChannel = CSL_edma3ChannelOpen(&chObj,
                                CSL_EDMA3,
                                &chAttr,
                                &status);

// Setup a Parameter Entry
...

// Manually trigger the Channel

CSL_edma3HwChannelControl(hChannel,
                           CSL_EDMA3_CMD_CHANNEL_SET, NULL);

// Close Channel
CSL_edma3ChannelClose(hChannel);
...
```

## 4.2.10 CSL\_edma3ChannelClose

**CSL\_Status CSL\_edma3ChannelClose**      ( [CSL\\_Edma3ChannelHandle](#)      *hEdma* )

### Description

This function marks the channel cannot be accessed any more using the handle. CSL for the EDMA channel need to be reopened before using any edma channel.

### Arguments

<i>hEdma</i>	Handle to the requested channel
--------------	---------------------------------

### Return Value

CSL\_Status

- CSL\_SOK - Edma channel is closed successfully.
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid

### Pre Condition

The functions *CSL\_edma3Init()*, *CSL\_edma3Open()*, *CSL\_edma3ChannelOpen()* must be invoked successfully in order before calling this API.

### Post Condition

The edma channel related CSL APIs can not be called until the edma channel is reopened again using *CSL\_edma3ChannelOpen()*.

### Modifies

CSL\_Edma3ChannelObj structure values.

### Example

```
CSL_Edma3Handle            hModule;
CSL_Edma3HwSetup          hwSetup;
CSL_Edma3Obj              edmaObj;
```

---

```

CSL_Edma3ChannelObj      chObj;
CSL_Edma3CmdDrae         regionAccess;
CSL_Edma3ChannelHandle   hChannel;
CSL_Edma3ChannelAttr     chAttr;
CSL_Edma3HwDmaChannelSetup dmahwSetup[CSL_EDMA3_NUM_DMACH] =
                        CSL_EDMA3_DMACHANNELSETUP_DEFAULT;
CSL_Status                status;

// Module Initialization
CSL_edma3Init(NULL);

// Module Level Open
hModule = CSL_edma3Open(&edmaObj, CSL_EDMA3, NULL, &status);

// Module Setup
hwSetup.dmaChaSetup = &dmahwSetup[0];
hwSetup.qdmaChaSetup = NULL;
CSL_edma3HwSetup(hModule, &hwSetup);

// DRAE Enable(Bits 0-15) for the Shadow Region 0.
regionAccess.region = CSL_EDMA3_REGION_0 ;
regionAccess.drae = 0xFFFF ;
regionAccess.draeh = 0x0000 ;
CSL_edma3HwControl(hModule, CSL_EDMA3_CMD_DMAREGION_ENABLE, \
                    &regionAccess);

// Channel 0 Open in context of Shadow region 0
chAttr.regionNum = CSL_EDMA3_REGION_0;
chAttr.chaNum = CSL_EDMA3_CHA_DSP_EVT;
hChannel = CSL_edma3ChannelOpen(&chObj,
                                CSL_EDMA3,
                                &chAttr,
                                &status);

// Setup a Parameter Entry
...

// Manually trigger the Channel
CSL_edma3HwChannelControl(hChannel,
                          CSL_EDMA3_CMD_CHANNEL_SET, NULL);

// Close Channel
status = CSL_edma3ChannelClose(hChannel);
...

```

#### 4.2.11 CSL\_edma3HwChannelSetupParam

CSL\_Status CSL\_edma3HwChannelSetupParam ( [CSL\\_Edma3ChannelHandle](#) *hEdma*,  
Uint16 *paramNum*  
)



---

**Description**

This function sets up the channel to parameter entry mapping. This writes the DCHMAP[] / QCHMAP appropriately.

**Arguments**

hEdma	Channel Handle
paramNum	Parameter Entry Number

**Return Value**

CSL\_Status

- CSL\_SOK - Channel setup param successful
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid
- CSL\_ESYS\_INVPARAMS - The parameters passed is invalid

**Pre Condition**

Functions *CSL\_edma3Init()*, *CSL\_edma3Open()* and *CSL\_edma3ChannelOpen()* must be called successfully in order before calling this API.

**Post Condition**

Channel to parameter entry is configured.

**Modifies**

EDMA registers

**Example**

```

CSL_Edma3Handle      hModule;
CSL_Edma3HwSetup     hwSetup;
CSL_Edma3Obj         edmaObj;
CSL_Edma3ChannelObj  chObj;
CSL_Edma3ChannelHandle hChannel;
CSL_Edma3ChannelAttr chAttr;
CSL_Edma3HwDmaChannelSetup dmahwSetup[CSL_EDMA3_NUM_DMACH] = \
    CSL_EDMA3_DMACHANNELSETUP_DEFAULT;

Uint16               paramNum;
CSL_Status            status;

// Module Initialization
CSL_edma3Init(NULL);

// Module Level Open
hModule = CSL_edma3Open(&edmaObj, CSL_EDMA3, NULL, &status);

// Module Setup
hwSetup.dmaChaSetup = &dmahwSetup[0];
hwSetup.qdmaChaSetup = NULL;
CSL_edma3HwSetup(hModule, &hwSetup);

// Channel 0 Open in context of Shadow region 0
chAttr.regionNum = CSL_EDMA3_REGION_0;
chAttr.chaNum = CSL_EDMA3_CHA_DSP_EVT;

```

---

```

hChannel = CSL_edma3ChannelOpen(&chObj,
                                CSL_EDMA3,
                                &chAttr,
                                &status);

// Set the parameter entry number to channel
paramNum = 100;
status = CSL_edma3HwChannelSetupParam(hChannel,paramNum);
...

```

## 4.2.12 CSL\_edma3HwChannelSetupTriggerWord

**CSL\_Status** **CSL\_edma3HwChannelSetupTriggerWord**( [CSL\\_Edma3ChannelHandle](#) *hEdma*,  
**UInt8** *triggerWord*  
)

### Description

Programs the QDMA channel triggerword. This writes the QCHMAP appropriately.

### Arguments

<i>hEdma</i>	Channel Handle
<i>triggerWord</i>	Trigger word

### Return Value

**CSL\_Status**

- **CSL\_SOK** - Channel setup triggerword is successful
- **CSL\_ESYS\_BADHANDLE** - The handle passed is invalid
- **CSL\_ESYS\_INVPARAMS** - The parameter passed is invalid

### Pre Condition

Functions *CSL\_edma3Init()*, *CSL\_edma3Open()* and *CSL\_edma3ChannelOpen()* must be called successfully in order before calling *CSL\_edma3HwChannelSetupTriggerWord()*.

### Post Condition

Sets up the QDMA Channel to trigger Word

### Modifies

EDMA registers

### Example

```

CSL_Edma3Handle      hModule;
CSL_Edma3HwSetup     hwSetup;
CSL_Edma3Obj         edmaObj;
CSL_Edma3ChannelObj  chObj;
CSL_Edma3ChannelHandle hChannel;
CSL_Edma3ChannelAttr chAttr;
CSL_Edma3HwDmaChannelSetup dmahwSetup[CSL_EDMA3_NUM_DMACH] = \
    CSL_EDMA3_DMACHANNELSETUP_DEFAULT;

```

---

```

CSL_Status                                status;

// Module Initialization
CSL_edma3Init(NULL);

// Module Level Open
hModule = CSL_edma3Open(&edmaObj, CSL_EDMA3, NULL, &status);

// Module Setup
hwSetup.dmaChaSetup = &dmahwSetup[0];
hwSetup.qdmaChaSetup = NULL;
CSL_edma3HwSetup(hModule, &hwSetup);

// Channel 0 Open in context of Shadow region 0
chAttr.regionNum = CSL_EDMA3_REGION_0;
chAttr.chaNum = CSL_EDMA3_QCHA_0;
hChannel = CSL_edma3ChannelOpen(&chObj,
                                CSL_EDMA3,
                                &chAttr,
                                &status);

// Sets up the QDMA Channel 0 trigger Word to 3rd trigger word
status = CSL_edma3HwChannelSetupTriggerWord(hChannel, 3);
...

```

### 4.2.13 CSL\_edma3HwChannelSetupQue

```

CSL_Status CSL_edma3HwChannelSetupQue    ( CSL\_Edma3ChannelHandle    hEdma,
                                           CSL_Edma3Que                  evtQue
                                           )

```

#### Description

This function programs the channel to Queue mapping. This writes the DMAQNUM/QDAMQNUM appropriately.

#### Arguments

hEdma	Channel Handle
evtQue	Event Queue name

#### Return Value

CSL\_Status

- CSL\_SOK - Channel setup queue successful
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid

#### Pre Condition

Functions *CSL\_edma3Init()*, *CSL\_edma3Open()* and *CSL\_edma3ChannelOpen()* must be called successfully in order before calling this API.

#### Post Condition

Sets up the channel to Queue mapping

**Modifies**

EDMA registers

**Example**

```

CSL_Edma3Handle          hModule;
CSL_Edma3HwSetup         hwSetup;
CSL_Edma3Obj             edmaObj;
CSL_Edma3ChannelObj      chObj;
CSL_Edma3ChannelHandle   hChannel;
CSL_Edma3ChannelAttr     chAttr;
CSL_Edma3HwDmaChannelSetup dmahwSetup[CSL_EDMA3_NUM_DMACH] = \
    CSL_EDMA3_DMACHANNELSETUP_DEFAULT;
CSL_Status               status;

// Module Initialization
CSL_edma3Init(NULL);

// Module Level Open
hModule = CSL_edma3Open(&edmaObj, CSL_EDMA3, NULL, &status);

// Module Setup
hwSetup.dmaChaSetup = &dmahwSetup[0];
hwSetup.qdmaChaSetup = NULL;
CSL_edma3HwSetup(hModule, &hwSetup);

// Channel 0 Open in context of Shadow region 0
chAttr.regionNum = CSL_EDMA3_REGION_0;
chAttr.chaNum = CSL_EDMA3_CHA_DSP_EVT;
hChannel = CSL_edma3ChannelOpen(&chObj,
                                CSL_EDMA3,
                                &chAttr,
                                &status);

// Set up the channel to que mapping
status = CSL_edma3HwChannelSetupQue(hChannel, CSL_EDMA3_QUE_3);
...

```

## 4.2.14 CSL\_edma3GetHwChannelSetupParam

```

CSL_Status CSL_edma3GetHwChannelSetupParam( CSL\_Edma3ChannelHandle hEdma,
                                             Uint16 * paramNum
                                             )

```

**Description**

This function obtains the Channel to Parameter Set mapping. This reads the DCHMAP/QCHMAP appropriately.

**Arguments**

hEdma	Channel Handle
-------	----------------

---

paramNum	Pointer to parameter entry
----------	----------------------------

**Return Value**

CSL\_Status

- CSL\_SOK - Retrieving the parameter entry number to which a channel is mapped
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid
- CSL\_ESYS\_INVPARAMS - The parameter passed is invalid

**Pre Condition**

The functions *CSL\_edma3Init()*, *CSL\_edma3Open()* and *CSL\_edma3ChannelOpen()* must be called successfully in order before calling *CSL\_edma3GetHwChannelSetupParam()*.

**Post Condition**

None

**Modifies**

None

**Example**

```

CSL_Edma3Handle      hModule;
CSL_Edma3HwSetup     hwSetup;
CSL_Edma3Obj         edmaObj;
CSL_Edma3ChannelObj  chObj;
CSL_Edma3ChannelHandle hChannel;
CSL_Edma3ChannelAttr chAttr;
CSL_Edma3HwDmaChannelSetup dmahwSetup[CSL_EDMA3_NUM_DMACH] =
    CSL_EDMA3_DMACHANNELSETUP_DEFAULT;

Uint16               paramNum;
CSL_Status            status;

// Module Initialization
CSL_edma3Init(NULL);

// Module Level Open
hModule = CSL_edma3Open(&edmaObj, CSL_EDMA3, NULL, &status);

// Module Setup
hwSetup.dmaChaSetup = &dmahwSetup[0];
hwSetup.qdmaChaSetup = NULL;
CSL_edma3HwSetup(hModule, &hwSetup);

// Channel 0 Open in context of Shadow region 0
chAttr.regionNum = CSL_EDMA3_REGION_0;
chAttr.chaNum = CSL_EDMA3_CHA_DSP_EVT;
hChannel = CSL_edma3ChannelOpen(&chObj,
                                CSL_EDMA3,
                                &chAttr,
                                &status);

// Get the parameter entry number to which a channel is mapped
status = CSL_edma3GetHwChannelSetupParam(hChannel, &paramNum);
...

```

## 4.2.15 CSL\_edma3GetHwChannelSetupTriggerWord

CSL\_Status CSL\_edma3GetHwChannelSetupTriggerWord( [CSL\\_Edma3ChannelHandle](#) *hEdma*,  
 Uint8 \* *triggerWord*  
 )

### Description

This function read the QDMA channel triggerword. This reads the QCHMAP to obtain the trigger word appropriately.

### Arguments

<i>hEdma</i>	Channel Handle
<i>triggerWord</i>	Pointer to Trigger word

### Return Value

CSL\_Status

- CSL\_SOK - Retrieving the parameter entry number to which a channel is mapped
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid
- CSL\_ESYS\_INVPARAMS - The parameter passed is invalid

### Pre Condition

Functions *CSL\_edma3Init()*, *CSL\_edma3Open()* and *CSL\_edma3ChannelOpen()* must be called successfully in order before calling *CSL\_edma3GetHwChannelSetupTriggerWord()*.

### Post Condition

None

### Modifies

None

### Example

```

CSL_Edma3Handle      hModule;
CSL_Edma3HwSetup     hwSetup;
CSL_Edma3Obj         edmaObj;
CSL_Edma3ChannelObj  chObj;
CSL_Edma3ChannelHandle hChannel;
CSL_Edma3ChannelAttr chAttr;
CSL_Edma3HwDmaChannelSetup dmahwSetup[CSL_EDMA3_NUM_DMACH] = \
    CSL_EDMA3_DMACHANNELSETUP_DEFAULT;

Uint8                triggerWord;
CSL_Status            status;

// Module Initialization
CSL_edma3Init(NULL);

// Module Level Open
hModule = CSL_edma3Open(&edmaObj, CSL_EDMA3, NULL, &status);

// Module Setup
```

---

```

hwSetup.dmaChaSetup = &dmahwSetup[0];
hwSetup.qdmaChaSetup = NULL;
CSL_edma3HwSetup(hModule, &hwSetup);

// Channel 0 Open in context of Shadow region 0
chAttr.regionNum = CSL_EDMA3_REGION_0;
chAttr.chaNum = CSL_EDMA3_QCHA_0;
hChannel = CSL_edma3ChannelOpen(&chObj,
                                CSL_EDMA3,
                                &chAttr,
                                &status);

// Get the trigger word programmed for a channel
CSL_edma3GetHwChannelSetupTriggerWord(hChannel, &triggerWord);
...

```

## 4.2.16 CSL\_edma3GetHwChannelSetupQue

```

CSL_Status CSL_edma3GetHwChannelSetupQue ( CSL\_Edma3ChannelHandle hEdma,
                                           CSL_Edma3Que *          evtQue
                                           )

```

### Description

This function obtains the channel to queue map for the channel. This reads the DMAQNUM / QDAMQNUM appropriately.

### Arguments

hEdma	Channel Handle
evtQue	Pointer to Event Queue structure

### Return Value

CSL\_Status

- CSL\_SOK - Retrieving the queue to which a channel is mapped
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid
- CSL\_ESYS\_INVPARAMS - The parameter is Invalid

### Pre Condition

Functions *CSL\_edma3Init()*, *CSL\_edma3Open()* and *CSL\_edma3ChannelOpen()* must be called successfully in order before calling *CSL\_edma3GetHwChannelSetupQue()*.

### Post Condition

None

### Modifies

None

### Example

```

CSL_Edma3Handle    hModule;
CSL_Edma3HwSetup   hwSetup;

```

---

```

CSL_Edma3Obj          edmaObj;
CSL_Edma3ChannelObj   chObj;
CSL_Edma3ChannelHandle hChannel;
CSL_Edma3ChannelAttr  chAttr;
CSL_Edma3HwDmaChannelSetup dmahwSetup[CSL_EDMA3_NUM_DMACH] = \
    CSL_EDMA3_DMACHANNELSETUP_DEFAULT;

CSL_Edma3Que          evtQue;
CSL_Status            status;

// Module Initialization
CSL_edma3Init(NULL);

// Module Level Open
hModule = CSL_edma3Open(&edmaObj, CSL_EDMA3, NULL, &status);

// Module Setup
hwSetup.dmaChaSetup = &dmahwSetup[0];
hwSetup.qdmaChaSetup = NULL;
CSL_edma3HwSetup(hModule, &hwSetup);

// Channel 0 Open in context of Shadow region 0
chAttr.regionNum = CSL_EDMA3_REGION_0;
chAttr.chaNum = CSL_EDMA3_CHA_DSP_EVT;
hChannel = CSL_edma3ChannelOpen(&chObj,
                                CSL_EDMA3,
                                &chAttr,
                                &status);

// Get the que to which a channel is mapped
CSL_edma3GetHwChannelSetupQue(hChannel, &evtQue);
...

```

## 4.2.17 CSL\_edma3HwChannelControl

```

CSL_Status CSL_edma3HwChannelControl(CSL\_Edma3ChannelHandle hChannel,
                                     CSL\_Edma3HwChannelControlCmd cmd,
                                     void * cmdArg)

```

### Description

This function takes a command with an optional argument and implements it. This function is used to carry out the different operations performed by EDMA.

### Arguments

<code>hChannel</code>	Channel Handle
<code>cmd</code>	The command to this API which indicates the action to be taken
<code>cmdArg</code>	Pointer argument specific to the command



---

**Return Value**

CSL\_Status

- CSL\_SOK - Command execution successful
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid
- CSL\_ESYS\_INVCMD - The command passed is invalid

**Pre Condition**

Functions *CSL\_edma3Init()*, *CSL\_edma3Open()* and *CSL\_edma3ChannelOpen()* must be called successfully in order before calling this API. If a Shadow region is used, then care must be taken to set the DRAE.

**Post Condition**

EDMA registers are configured according to the command and the command arguments. The command determines which registers are modified.

**Modifies**

EDMA registers determined by the command

**Example**

```

CSL_Edma3Handle      hModule;
CSL_Edma3HwSetup     hwSetup;
CSL_Edma3Obj         edmaObj;
CSL_Edma3ChannelObj  chObj;
CSL_Edma3CmdIntr     regionIntr;
CSL_Edma3CmdDrae     regionAccess;
CSL_Edma3ChannelHandle hChannel;
CSL_Edma3ChannelAttr chAttr;
CSL_Edma3HwDmaChannelSetup dmahwSetup[CSL_EDMA3_NUM_DMACH] = \
    CSL_EDMA3_DMACHANNELSETUP_DEFAULT;
CSL_Status           status;

// Module Initialization
CSL_edma3Init(NULL);

// Module Level Open
hModule = CSL_edma3Open(&edmaObj, CSL_EDMA3, NULL, &status);

// Module Setup
hwSetup.dmaChaSetup = &dmahwSetup[0];
hwSetup.qdmaChaSetup = NULL;
CSL_edma3HwSetup(hModule, &hwSetup);

// DRAE Enable(Bits 0-15) for the Shadow Region 0.
regionAccess.region = CSL_EDMA3_REGION_0 ;
regionAccess.drae = 0xFFFF ;
regionAccess.draeh = 0x0000 ;
CSL_edma3HwControl(hModule, CSL_EDMA3_CMD_DMAREGION_ENABLE, \
    &regionAccess);

// Interrupt Enable (Bits 0-11) for the Shadow Region 0.
regionIntr.region = CSL_EDMA3_REGION_0 ;
regionIntr.intr = 0x0FFF ;

```

---

```

regionIntr.intrh = 0x0000 ;
CSL_edma3HwControl(hModule,CSL_EDMA3_CMD_INTR_ENABLE,
                  &regionIntr);

// Channel 0 Open in context of Shadow region 0
chAttr.regionNum = CSL_EDMA3_REGION_0;
chAttr.chaNum = CSL_EDMA3_CHA_DSP_EVT;
hChannel = CSL_edma3ChannelOpen(&chObj,
                                CSL_EDMA3,
                                &chAttr,
                                &status);

// Enable Channel(if the channel is meant for external event)
// This step is not required if the channel is chained to or
// manually triggered.

CSL_edma3HwChannelControl(hChannel,CSL_EDMA3_CMD_CHANNEL_ENABLE,\
                          NULL);

...

```

## 4.2.18 CSL\_edma3GetHwChannelStatus

```

CSL_Status CSL_edma3GetHwChannelStatus( CSL\_Edma3ChannelHandle      hEdma,
                                         CSL\_Edma3HwChannelStatusQuery myQuery,
                                         void *                          response
                                         )

```

### Description

This function gets the status of the different operations or the current setup of EDMA module.

### Arguments

<code>hEdma</code>	Channel Handle
<code>myQuery</code>	Query to be performed
<code>response</code>	Pointer to buffer to return the data requested by the query passed

### Return Value

CSL\_Status

- CSL\_SOK - Getting the EDMA channel status is successful
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid
- CSL\_ESYS\_INVQUERY - The query passed is invalid
- CSL\_ESYS\_INVPARAMS - The parameter passed is invalid

### Pre Condition

The functions `CSL_edma3Init()`, `CSL_edma3Open()` and `CSL_edma3ChannelOpen()` must be called successfully in order before calling this API. If a Shadow region is used, then care must be taken to set the DRAE.

---

**Post Condition**

None

**Modifies**

The input argument "response" is modified.

**Example**

```

CSL_Edma3Handle          hModule;
CSL_Edma3HwSetup          hwSetup;
CSL_Edma3Obj              edmaObj;
CSL_Edma3ChannelObj       chObj;
CSL_Edma3ChannelHandle    hChannel;
CSL_Edma3ChannelAttr      chAttr;
CSL_Edma3HwDmaChannelSetup dmahwSetup[CSL_EDMA3_NUM_DMACH] = \
    CSL_EDMA3_DMACHANNELSETUP_DEFAULT;

CSL_Status                status;
Bool                      errStat;

// Module Initialization
CSL_edma3Init(NULL);

// Module Level Open
hModule = CSL_edma3Open(&edmaObj, CSL_EDMA3, NULL, &status);

// Module Setup
hwSetup.dmaChaSetup = &dmahwSetup[0];
hwSetup.qdmaChaSetup = NULL;
CSL_edma3HwSetup(hModule, &hwSetup);

// Channel 0 Open in context of Shadow region 0
chAttr.regionNum = CSL_EDMA3_REGION_0;
chAttr.chaNum = CSL_EDMA3_CHA_DSP_EVT;
hChannel = CSL_edma3ChannelOpen(&chObj,
                                CSL_EDMA3,
                                &chAttr,
                                &status);

// Enable Channel( .. )
...
CSL_edma3HwChannelControl(hChannel,
                           CSL_EDMA3_CMD_CHANNEL_ENABLE, NULL);

// Obtain Channel Error Status
CSL_edma3GetHwChannelStatus(hChannel,
                             CSL_EDMA3_QUERY_CHANNEL_ERR,
                             &errStat);
...

```

## 4.2.19 CSL\_edma3GetParamHandle

```

CSL_Edma3ParamHandle CSL_edma3GetParamHandle( CSL_Edma3ChannelHandle hEdma,
                                              Int16 paramNum,
                                              CSL_Status * status
                                              )

```

### Description

This function acquires the PaRAM entry as specified by the argument.

### Arguments

hEdma	Channel Handle
paramNum	Parameter RAM (PaRAM) entry number
status	Status of the function call

### Return Value

CSL\_Edma3ParamHandle

- Valid PaRAM handle will be returned if status value is equal to CSL\_SOK.

### Pre Condition

Functions *CSL\_edma3Init()*, *CSL\_edma3Open()* and *CSL\_edma3ChannelOpen()* must be called successfully in order before calling this API.

### Post Condition

1. The status is returned in the status variable. If status returned is

- CSL\_SOK - Valid channel handle is returned
- CSL\_ESYS\_INVPARAMS - The param set number is invalid
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid.

### Modifies

None

### Example

```

CSL_Edma3Handle      hModule;
CSL_Edma3HwSetup     hwSetup;
CSL_Edma3Obj         edmaObj;
CSL_Edma3ChannelObj  chObj;
CSL_Edma3CmdIntr     regionIntr;
CSL_Edma3CmdDrae     regionAccess;
CSL_Edma3ChannelHandle hChannel;
CSL_Edma3ChannelAttr chAttr;
CSL_Edma3ParamHandle hParamBasic;
CSL_Edma3HwDmaChannelSetup dmahwSetup[CSL_EDMA3_NUM_DMACH] = \
    CSL_EDMA3_DMACHANNELSETUP_DEFAULT;

```

---

```

CSL_Status                                status;

// Module Initialization
CSL_edma3Init(NULL);

// Module Level Open
hModule = CSL_edma3Open(&edmaObj, CSL_EDMA3, NULL, &status);

// Module Setup
hwSetup.dmaChaSetup = &dmahwSetup[0];
hwSetup.qdmaChaSetup = NULL;
CSL_edma3HwSetup(hModule, &hwSetup);

// DRAE Enable (Bits 0-15) for the Shadow Region 0.
regionAccess.region = CSL_EDMA3_REGION_0 ;
regionAccess.drae = 0xFFFF ;
regionAccess.draeh = 0x0000 ;
CSL_edma3HwControl(hModule, CSL_EDMA3_CMD_DMAREGION_ENABLE, \
                    &regionAccess);

// Interrupt Enable (Bits 0-11) for the Shadow Region 0.
regionIntr.region = CSL_EDMA3_REGION_0 ;
regionIntr.intr = 0x0FFF ;
regionIntr.intrh = 0x0000 ;
CSL_edma3HwControl(hModule,
                    CSL_EDMA3_CMD_INTR_ENABLE, &regionIntr);

// Channel 0 Open in context of Shadow region 0
chAttr.regionNum = CSL_EDMA3_REGION_0;
chAttr.chaNum = CSL_EDMA3_CHA_DSP_EVT;
hChannel = CSL_edma3ChannelOpen(&chObj,
                                CSL_EDMA3,
                                &chAttr,
                                &status);

// Obtain a handle to parameter entry 0
hParamBasic = CSL_edma3GetParamHandle(hChannel, 0, NULL);
...

```

## 4.2.20 CSL\_edma3ParamSetup

```

CSL_Status CSL_edma3ParamSetup ( CSL\_Edma3ParamHandle    hParamHndl,
                                CSL\_Edma3ParamSetup * setup
                                )

```

### Description

This function configures the EDMA Parameter RAM (PaRAM) entry using the values passed in through the PaRAM setup structure.

### Arguments

<code>hParamHndl</code>	Handle to the PaRAM entry
<code>setup</code>	Pointer to PaRAM setup structure

**Return Value**

CSL\_Status

- CSL\_SOK - PaRAM setup successful
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid
- CSL\_ESYS\_INVPARAMS - The parameter passed is invalid

**Pre Condition**

Functions *CSL\_edma3Init()*, *CSL\_edma3Open()* and *CSL\_edma3ChannelOpen()* must be called successfully in order before calling this API.

**Post Condition**

Configures the EDMA PaRAM entry

**Modifies**

Parameter entry

**Example**

```

CSL_Edma3Handle      hModule;
CSL_Edma3HwSetup     hwSetup;
CSL_Edma3Obj         edmaObj;
CSL_Edma3ChannelObj  chObj;
CSL_Edma3CmdIntr     regionIntr;
CSL_Edma3CmdDrae     regionAccess;
CSL_Edma3ChannelHandle hChannel;
CSL_Edma3ParamHandle hParamBasic;
CSL_Edma3ParamSetup  myParamSetup;
CSL_Edma3ChannelAttr chAttr;
CSL_Edma3HwDmaChannelSetup dmahwSetup[CSL_EDMA3_NUM_DMACH] =
    CSL_EDMA3_DMACHANNELSETUP_DEFAULT;

CSL_Status           status;
Uint8                srcBuff1[512];
Uint8                dstBuff1[512];

// Module Initialization
CSL_edma3Init(NULL);

// Module Level Open
hModule = CSL_edma3Open(&edmaObj, CSL_EDMA3, NULL, &status);

// Module Setup
hwSetup.dmaChaSetup = &dmahwSetup[0];
hwSetup.qdmaChaSetup = NULL;
CSL_edma3HwSetup(hModule, &hwSetup);

// DRAE Enable(Bits 0-15) for the Shadow Region 0.
regionAccess.region = CSL_EDMA3_REGION_0 ;
regionAccess.drae = 0xFFFF ;
regionAccess.draeh = 0x0000 ;
CSL_edma3HwControl(hModule, CSL_EDMA3_CMD_DMAREGION_ENABLE, \
    &regionAccess);

```

---

```

// Interrupt Enable (Bits 0-11) for the Shadow Region 0.
regionIntr.region = CSL_EDMA3_REGION_0 ;
regionIntr.intr = 0x0FFF ;
regionIntr.intrh = 0x0000 ;
CSL_edma3HwControl(hModule,
                   CSL_EDMA3_CMD_INTR_ENABLE,&regionIntr);

// Channel 0 Open in context of Shadow region 0
chAttr.regionNum = CSL_EDMA3_REGION_0;
chAttr.chaNum = CSL_EDMA3_CHA_DSP_EVT;
hChannel = CSL_edma3ChannelOpen(&chObj,
                                CSL_EDMA3,
                                &chAttr,
                                &status);

// Obtain a handle to parameter entry 0
hParamBasic = CSL_edma3GetParamHandle(hChannel,0,NULL);

// Setup the first param Entry (Ping buffer)
myParamSetup.option = CSL_EDMA3_OPT_MAKE(CSL_EDMA3_ITCCH_DIS, \
                                           CSL_EDMA3_TCCH_DIS, \
                                           CSL_EDMA3_ITCINT_DIS, \
                                           CSL_EDMA3_TCINT_EN, \
                                           0,CSL_EDMA3_TCC_NORMAL, \
                                           CSL_EDMA3_FIFOWIDTH_NONE, \
                                           CSL_EDMA3_STATIC_DIS, \
                                           CSL_EDMA3_SYNC_A, \
                                           CSL_EDMA3_ADDRMODE_INCR, \
                                           CSL_EDMA3_ADDRMODE_INCR);

myParamSetup.srcAddr = (Uint32)srcBuff1;
myParamSetup.aCntbCnt = CSL_EDMA3_CNT_MAKE(256,1);
myParamSetup.dstAddr = (Uint32)dstBuff1;
myParamSetup.srcDstBidx = CSL_EDMA3_BIDX_MAKE(1,1);
myParamSetup.linkBcntrlld = CSL_EDMA3_LINKBCNTRLD_MAKE
                             (CSL_EDMA3_LINK_NULL,0);
myParamSetup.srcDstCidx = CSL_EDMA3_CIDX_MAKE(0,1);
myParamSetup.cCnt = 1;
CSL_edma3ParamSetup(hParamBasic,&myParamSetup);
...

```

#### 4.2.21 CSL\_edma3ParamWriteWord

<b>CSL_Status</b>	<b>CSL_edma3ParamWriteWord</b>	(	<a href="#"><u>CSL_Edma3ParamHandle</u></a>	<b><i>hParamHndl,</i></b>
			<b>Uint16</b>	<b><i>wordOffset,</i></b>
			<b>Uint32</b>	<b><i>word</i></b>
		)		

##### Description

This is for the ease of QDMA channels. Once the QDMA channel transfer is triggered, subsequent triggers may be done with only writing the modified words in the parameter RAM (PaRAM) entry along with the trigger word. This API is expected to achieve this purpose. Most usage scenarios, the user should not be writing more than the trigger word entry.

## Arguments

<code>hParamHndl</code>	Handle to the PaRAM entry
<code>wordOffset</code>	Word offset in the 8 word parameter entry
<code>word</code>	Word to be written

## Return Value

`CSL_Status`

- `CSL_SOK` - PaRAM Write Word successful.
- `CSL_ESYS_BADHANDLE` - The handle passed is invalid

## Pre Condition

Functions `CSL_edma3Init()`, `CSL_edma3Open()` and `CSL_edma3ChannelOpen()`, `CSL_edma3GetParamHandle()`, `CSL_edma3ParamSetup()` must be called successfully in order before calling this API. The main setup structure consists of pointers to sub-structures. The user has to allocate space for and fill in the parameter (PaRAM) setup structure.

## Post Condition

Configure trigger word

## Modifies

None

## Example

```

CSL_Edma3Handle          hModule;
CSL_Edma3HwSetup         hwSetup;
CSL_Edma3Obj             edmaObj;
CSL_Edma3ParamHandle     hParamBasic;
CSL_Edma3ChannelObj      chObj;
CSL_Edma3CmdIntr         regionIntr;
CSL_Edma3CmdQrae         regionAccess;
CSL_Edma3ChannelHandle   hChannel;
CSL_Edma3ParamSetup      myParamSetup;
CSL_Edma3ChannelAttr     chAttr;
CSL_Status               status;
CSL_Edma3HwDmaChannelSetup dmahwSetup[CSL_EDMA3_NUM_DMACH] =
                        CSL_EDMA3_DMACHANNELSETUP_DEFAULT;
CSL_Edma3HwQdmaChannelSetup qdmahwSetup[CSL_EDMA3_NUM_QDMACH] =
                        CSL_EDMA3_QDMACHANNELSETUP_DEFAULT;

// Module Initialization
CSL_edma3Init(NULL);

// Module Level Open
hModule = CSL_edma3Open(&edmaObj, CSL_EDMA3, NULL, &status);

// Module Setup
hwSetup.dmaChaSetup = &dmahwSetup[0];
hwSetup.qdmaChaSetup = &qdmahwSetup[0];

```



---

```

CSL_edma3HwSetup(hModule,&hwSetup);

// DRAE Enable(Bits 0-15) for the Shadow Region 0.
regionAccess.region = CSL_EDMA3_REGION_0 ;
regionAccess.grae = 0x000F ;
CSL_edma3HwControl(hModule,CSL_EDMA3_CMD_QDMAREGION_ENABLE, \
                    &regionAccess);

// Interrupt Enable (Bits 0-11) for the Shadow Region 0.
regionIntr.region = CSL_EDMA3_REGION_0 ;
regionIntr.intr = 0x0FFF ;
regionIntr.intrh = 0x0000 ;
CSL_edma3HwControl(hModule,CSL_EDMA3_CMD_INTR_ENABLE,
                    &regionIntr);

// Channel 0 Open in context of Shadow region 0
chAttr.regionNum = CSL_EDMA3_REGION_0;
chAttr.chaNum = CSL_EDMA3_QCHA_0;
hChannel = CSL_edma3ChannelOpen(&chObj,
                                CSL_EDMA3,
                                &chAttr,
                                &status);

// Obtain a handle to parameter entry 0
hParamBasic = CSL_edma3GetParamHandle(hChannel,0,NULL);

// Setup the first param Entry (Ping buffer)
myParamSetup.option = CSL_EDMA3_OPT_MAKE(CSL_EDMA3_ITCCH_DIS, \
                                           CSL_EDMA3_TCCH_DIS, \
                                           CSL_EDMA3_ITCINT_DIS, \
                                           CSL_EDMA3_TCINT_EN, \
                                           0,CSL_EDMA3_TCC_NORMAL, \
                                           CSL_EDMA3_FIFOWIDTH_NONE, \
                                           CSL_EDMA3_STATIC_EN, \
                                           CSL_EDMA3_SYNC_A, \
                                           CSL_EDMA3_ADDRMODE_INCR, \
                                           CSL_EDMA3_ADDRMODE_INCR);

myParamSetup.srcAddr = (Uint32)srcBuff1;
myParamSetup.aCntbCnt = CSL_EDMA3_CNT_MAKE(256,1);
myParamSetup.dstAddr = (Uint32)dstBuff1;
myParamSetup.srcDstBidx = CSL_EDMA3_BIDX_MAKE(1,1);
myParamSetup.linkBcntrlld = CSL_EDMA3_LINKBCNTRLD_MAKE
                             (CSL_EDMA3_LINK_NULL,0);
myParamSetup.srcDstCidx = CSL_EDMA3_CIDX_MAKE(0,1);
myParamSetup.cCnt = 1;
CSL_edma3ParamSetup(hParamBasic,&myParamSetup);

// Enable Channel
CSL_edma3HwChannelControl(hChannel,
                           CSL_EDMA3_CMD_CHANNEL_ENABLE, NULL);

// Write trigger word
CSL_edma3ParamWriteWord(hParamBasic,7,myParamSetup.cCnt);
...

```

## 4.3 Data Structures

This section lists the data structures available in the EDMA module.

### 4.3.1 CSL\_Edma3Obj

#### Detailed Description

This object contains the reference to the instance of EDMA Module opened using the *CSL\_edma3Open()*. A pointer to this object is passed to all EDMA Module level CSL APIs.

#### Field Documentation

##### **CSL\_InstNum CSL\_Edma3Obj::instNum**

This is the instance of module number i.e. CSL\_EDMA3

##### **CSL\_Edma3ccRegsOvly CSL\_Edma3Obj::regs**

This is a pointer to the EDMA Channel Controller registers of the module requested.

### 4.3.2 CSL\_Edma3ParamSetup

#### Detailed Description

Edma Parameter RAM (PaRAM) setup Structure. An object of this type is allocated by the user and its address is passed as a parameter to the *CSL\_edma3ParamSetup()*. This structure is used to program the PaRAM Set for EDMA/QDMA. The macros can be used to assign values to the fields of the structure. The setup structure should be setup using the macros provided OR as per the bit descriptions in the user guide.

#### Field Documentation

##### **UInt32 CSL\_Edma3ParamSetup::aCntbCnt**

Lower 16 bits are A count and upper 16 bits are B count

##### **UInt32 CSL\_Edma3ParamSetup::cCnt**

C count

##### **UInt32 CSL\_Edma3ParamSetup::dstAddr**

Specifies the destination address

##### **UInt32 CSL\_Edma3ParamSetup::linkBcntrlId**

Lower 16 bits are link of the next PaRAM entry and upper 16 bits are B count reload

##### **UInt32 CSL\_Edma3ParamSetup::option**

Channel Options

##### **UInt32 CSL\_Edma3ParamSetup::srcAddr**

Specifies the source address

##### **UInt32 CSL\_Edma3ParamSetup::srcDstBidx**

Lower 16 bits are source B index and upper 16 bits are destination B index

##### **UInt32 CSL\_Edma3ParamSetup::srcDstCidx**

Lower 16 bits are source C index and upper 16 bits are destination C index

### 4.3.3 CSL\_Edma3ChannelObj

#### Detailed Description

Edma channel object structure. An object of this type is allocated by the user and its address is passed as a parameter to the *CSL\_edma3ChannelOpen()*. The *CSL\_edma3ChannelOpen()* updates all the members of the data structure and returns the objects address as a *CSL\_Edma3ChannelHandle*. The *CSL\_Edma3ChannelHandle* is used in all subsequent function calls.

#### Field Documentation

**Int CSL\_Edma3ChannelObj::chanum**

Channel Number being requested

**Int CSL\_Edma3ChannelObj::edmaNum**

EDMA instance whose channel is being requested

**Int CSL\_Edma3ChannelObj::region**

Region number to which the channel belongs

**CSL\_Edma3ccRegsOvly CSL\_Edma3ChannelObj::regs**

Pointer to the EDMA Channel Controller module register overlay structure

### 4.3.4 CSL\_Edma3CtrlErrStat

#### Detailed Description

EDMA controller error status. An object of this type is allocated by the user and its address is passed as a parameter to the *CSL\_edma3GetControllerError()* / *CSL\_edma3GetHwStatus()*.

#### Field Documentation

**CSL\_BitMask16 CSL\_Edma3CtrlErrStat::error**

Bit Mask of the Queue Threshold Errors

**Bool CSL\_Edma3CtrlErrStat::exceedTcc**

Status to know whether number of permissible outstanding TCCs is exceeded

### 4.3.5 CSL\_Edma3QueryInfo

#### Detailed Description

EDMA controller information. An object of this type is allocated by the user and its address is passed as a parameter to the *CSL\_edma3GetInfo()* / *CSL\_edma3GetHwStatus()*.

#### Field Documentation

**UInt32 CSL\_Edma3QueryInfo::config**

Channel Controller Configuration obtained from the CCCFG register

**UInt32 CSL\_Edma3QueryInfo::revision**

Revision/Peripheral id of the EDMA3 Channel Controller

### 4.3.6 CSL\_Edma3ActivityStat

#### Detailed Description

EDMA channel controller activity status. An object of this type is allocated by the user and its address is passed as a parameter to the *CSL\_edma3GetActivityStatus()* / *CSL\_edma3GetHwStatus()*.

#### Field Documentation

##### **Bool CSL\_Edma3ActivityStat::active**

Indicates if the Channel Controller is active at all

##### **Bool CSL\_Edma3ActivityStat::evtActive**

Indicates whether any EDMA events are active

##### **UInt16 CSL\_Edma3ActivityStat::outstandingTcc**

Number of outstanding completion requests

##### **Bool CSL\_Edma3ActivityStat::qevtActive**

Indicates whether any QDMA events are active

##### **CSL\_BitMask16 CSL\_Edma3ActivityStat::queActive**

BitMask of the queue active in the Channel Controller

##### **Bool CSL\_Edma3ActivityStat::trActive**

Indicates whether the TR processing/submission logic is active

### 4.3.7 CSL\_Edma3QueStat

#### Detailed Description

EDMA controller queue status. An object of this type is allocated by the user and its address is passed as a parameter to the *CSL\_edma3GetQueStatus()* / *CSL\_edma3GetHwStatus()*.

#### Field Documentation

##### **Bool CSL\_Edma3QueStat::exceed**

Output field: The number of valid entries in a queue has exceeded the threshold specified in QWMTHRA has been exceeded

##### **UInt8 CSL\_Edma3QueStat::numVal**

Output field: Number of valid entries in Queue N

##### **CSL\_Edma3Que CSL\_Edma3QueStat::que**

Input field: Event Queue. This needs to be specified by the user before invocation of the above API

##### **UInt8 CSL\_Edma3QueStat::startPtr**

Output field: Start pointer/Head of the queue

##### **UInt8 CSL\_Edma3QueStat::waterMark**

Output field: The most entries that have been in Queue since reset/last time the watermark was cleared

---

### 4.3.8 CSL\_Edma3CmdRegion

#### Detailed Description

EDMA control/query command structure for querying region specific attributes. An object of this type is allocated by the user and its address is passed as a parameter to the *CSL\_edma3GetHwStatus/CSL\_edma3HwControl* with the relevant command.

#### Field Documentation

##### Int CSL\_Edma3CmdRegion::region

Input field:- this field needs to be initialized by the user before issuing the query/command

##### CSL\_BitMask32 CSL\_Edma3CmdRegion::regionVal

Input/Output field. This needs to be filled by the user in case of issuing a COMMAND or it will be filled in by the CSL when used with a QUERY

### 4.3.9 CSL\_Edma3CmdQrae

#### Detailed Description

EDMA control/query command structure for querying QDMA region access enable attributes. An object of this type is allocated by the user and its address is passed as a parameter to the *CSL\_edma3GetHwStatus/CSL\_edma3HwControl* with the relevant command.

#### Field Documentation

##### CSL\_BitMask32 CSL\_Edma3CmdQrae::qrae

This needs to be filled by the user in case of issuing a COMMAND or it will be filled in by the CSL when used with a QUERY

##### Int CSL\_Edma3CmdQrae::region

This field needs to be initialized by the user before issuing the query/command

### 4.3.10 CSL\_Edma3CmdIntr

#### Detailed Description

EDMA control/query control command structure for issuing commands for interrupt related APIs. An object of this type is allocated by the user and its address is passed to the Control API.

#### Field Documentation

##### CSL\_BitMask32 CSL\_Edma3CmdIntr::intr

Input/Output field: - this needs to be filled by the user in case of issuing a COMMAND or it will be filled in by the CSL when used with a QUERY

##### CSL\_BitMask32 CSL\_Edma3CmdIntr::intrh

Input/Output: - this needs to be filled by the user in case of issuing a COMMAND or it will be filled in by the CSL when used with a QUERY

##### Int CSL\_Edma3CmdIntr::region

Input field: - this field needs to be initialized by the user before issuing the query/command

### 4.3.11 CSL\_Edma3CmdDrae

#### Detailed Description

EDMA command structure for setting region specific attributes. An object of this type is allocated by the user and its address is passed as a parameter to the *CSL\_edma3GetHwStatus*.

---

**Field Documentation**

**CSL\_BitMask32 CSL\_Edma3CmdDrae::drae**  
DRAE Setting for the region

**CSL\_BitMask32 CSL\_Edma3CmdDrae::draeh**  
DRAEH Setting for the region

**Int CSL\_Edma3CmdDrae::region**  
This field needs to be initialized by the user before issuing the command specifying the region for which attributes need to be set

### 4.3.12 CSL\_Edma3CmdQuePri

**Detailed Description**  
EDMA command structure used for setting event queue priority level.  
An object of this type is allocated by the user and its address is passed as a parameter to the `CSL_edma3HwControl` API.

**Field Documentation**

[CSL\\_Edma3QuePri](#) **CSL\_Edma3CmdQuePri::pri**  
Queue priority

**CSL\_Edma3Que CSL\_Edma3CmdQuePri::que**  
Specifies the queue that needs a priority change

### 4.3.13 CSL\_Edma3CmdQueThr

**Detailed Description**  
EDMA command structure used for setting event queue threshold level. An object of this type is allocated by the user and its address is passed as a parameter to the `CSL_edma3HwControl` API.

**Field Documentation**

**CSL\_Edma3Que CSL\_Edma3CmdQueThr::que**  
Specifies the Queue that needs a change in the threshold setting

[CSL\\_Edma3QueThr](#) **CSL\_Edma3CmdQueThr::threshold**  
Queue threshold setting

### 4.3.14 CSL\_Edma3ModuleBaseAddress

**Detailed Description**  
This will have the base-address information for the module instance.

**Field Documentation**

**CSL\_Edma3ccRegsOvly CSL\_Edma3ModuleBaseAddress::regs**  
Base-address of the peripheral registers

### 4.3.15 CSL\_Edma3ChannelAttr

#### Detailed Description

EDMA channel parameter structure. This is used for opening a channel.

#### Field Documentation

**Int CSL\_Edma3ChannelAttr::chanum**

Channel number

**Int CSL\_Edma3ChannelAttr::regionNum**

Region Number

### 4.3.16 CSL\_Edma3ChannelErr

#### Detailed Description

Edma channel error structure. An object of this type is allocated by the user and its address is passed as a parameter to the *CSL\_edma3GetChannelError()* / *CSL\_edma3GetHwStatus()* / *CSL\_edma3ChannelErrorClear()* / *CSL\_edma3HwChannelControl()*.

#### Field Documentation

**Bool CSL\_Edma3ChannelErr::missed**

A TRUE indicates an event is missed on this channel.

**Bool CSL\_Edma3ChannelErr::secEvt**

A TRUE indicates an event that no events on this channel will be prioritized until this is cleared. This being TRUE does NOT necessarily mean it is an error. ONLY if both missed and ser are set, this kind of error needs to be cleared.

### 4.3.17 CSL\_Edma3HwQdmaChannelSetup

#### Detailed Description

QDMA channel setup. An array of such objects are allocated by the user and address initialized in the *CSL\_Edma3HwSetup* structure which is passed *CSL\_edma3HwSetup()*.

#### Field Documentation

**Uint16 CSL\_Edma3HwQdmaChannelSetup::paramNum**

PaRAM set mapping for the channel.

**CSL\_Edma3Que CSL\_Edma3HwQdmaChannelSetup::que**

Queue number for the QDMA channel

**Uint8 CSL\_Edma3HwQdmaChannelSetup::triggerWord**

Trigger word for the QDMA channels.

### 4.3.18 CSL\_Edma3HwDmaChannelSetup

#### Detailed Description

EDMA channel setup. An array of such objects are allocated by the user and address initialized in the *CSL\_Edma3HwSetup* structure which is passed *CSL\_edma3HwSetup()*.

#### Field Documentation

**CSL\_Edma3Que CSL\_Edma3HwDmaChannelSetup::que**

---

Queue number for the channel

**UInt16 CSL\_Edma3HwDmaChannelSetup::paramNum**  
PaRAM set mapping for the channel

### 4.3.19 CSL\_Edma3HwSetup

#### Detailed Description

This structure is used to setup or obtain existing setup of EDMA using *CSL\_edma3HwSetup()* and *CSL\_edma3GetHwSetup()* respectively.

#### Field Documentation

[CSL\\_Edma3HwDmaChannelSetup\\*](#) **CSL\_Edma3HwSetup::dmaChaSetup**  
Pointer to Edma Hw Channel setup structure.

[CSL\\_Edma3HwQdmaChannelSetup\\*](#) **CSL\_Edma3HwSetup::qdmaChaSetup**  
Pointer to QDMA channel setup structure

### 4.3.20 CSL\_Edma3MemFaultStat

#### Detailed Description

Edma memory protection fault error status. An object of this type is allocated by the user and its address is passed as a parameter to the *CSL\_edma3GetMemoryFaultError()* / *CSL\_edma3GetHwStatus()* with the relevant command

#### Field Documentation

**UInt32 CSL\_Edma3MemFaultStat :: addr**  
Memory Protection Fault Address

**CSL\_BitMask16 CSL\_Edma3MemFaultStat :: error**  
Bit Mask of the Errors

**UInt16 CSL\_Edma3MemFaultStat :: fid**  
Faulted ID



## 4.4 Enumerations

### 4.4.1 CSL\_Edma3QuePri

**enum CSL\_Edma3QuePri**

Enumeration for System priorities.

This is used for Setting up the Queue Priority level.

**Enumeration values:**

<i>CSL_EDMA3_QUE_PRI_0</i>	System priority level 0
<i>CSL_EDMA3_QUE_PRI_1</i>	System priority level 1
<i>CSL_EDMA3_QUE_PRI_2</i>	System priority level 2
<i>CSL_EDMA3_QUE_PRI_3</i>	System priority level 3
<i>CSL_EDMA3_QUE_PRI_4</i>	System priority level 4
<i>CSL_EDMA3_QUE_PRI_5</i>	System priority level 5
<i>CSL_EDMA3_QUE_PRI_6</i>	System priority level 6
<i>CSL_EDMA3_QUE_PRI_7</i>	System priority level 7

### 4.4.2 CSL\_Edma3QueThr

**enum CSL\_Edma3QueThr**

Enumeration for EDMA Queue Thresholds.

This is used for Setting up the Queue thresholds.

**Enumeration values:**

<i>CSL_EDMA3_QUE_THR_0</i>	EDMA Queue Threshold 0
<i>CSL_EDMA3_QUE_THR_1</i>	EDMA Queue Threshold 1
<i>CSL_EDMA3_QUE_THR_2</i>	EDMA Queue Threshold 2
<i>CSL_EDMA3_QUE_THR_3</i>	EDMA Queue Threshold 3
<i>CSL_EDMA3_QUE_THR_4</i>	EDMA Queue Threshold 4
<i>CSL_EDMA3_QUE_THR_5</i>	EDMA Queue Threshold 5
<i>CSL_EDMA3_QUE_THR_6</i>	EDMA Queue Threshold 6
<i>CSL_EDMA3_QUE_THR_7</i>	EDMA Queue Threshold 7
<i>CSL_EDMA3_QUE_THR_8</i>	EDMA Queue Threshold 8
<i>CSL_EDMA3_QUE_THR_9</i>	EDMA Queue Threshold 9
<i>CSL_EDMA3_QUE_THR_10</i>	EDMA Queue Threshold 10
<i>CSL_EDMA3_QUE_THR_11</i>	EDMA Queue Threshold 11
<i>CSL_EDMA3_QUE_THR_12</i>	EDMA Queue Threshold 12
<i>CSL_EDMA3_QUE_THR_13</i>	EDMA Queue Threshold 13
<i>CSL_EDMA3_QUE_THR_14</i>	EDMA Queue Threshold 14
<i>CSL_EDMA3_QUE_THR_15</i>	EDMA Queue Threshold 15
<i>CSL_EDMA3_QUE_THR_16</i>	EDMA Queue Threshold 16
<i>CSL_EDMA3_QUE_THR_DISABLE</i>	EDMA Queue Threshold Disable Errors

### 4.4.3 CSL\_Edma3HwControlCmd

**enum CSL\_Edma3HwControlCmd**

MODULE Level Commands

**Enumeration values:**

<i>CSL_EDMA3_CMD_DMAREGION_ENABLE</i>	Enables bits as specified in the argument passed in DRAE/DRAEH. Please note: If bits are already set in DRAE/DRAEH this Control command will cause additional bits (as specified by the bitmask) to be set and does <b>Parameters:</b> ( <i>CSL_Edma3CmdDrae*</i> )
<i>CSL_EDMA3_CMD_DMAREGION_DISABLE</i>	Disables bits as specified in the argument passed in DRAE/DRAEH <b>Parameters:</b> ( <i>CSL_Edma3CmdDrae*</i> )
<i>CSL_EDMA3_CMD_QDMAREGION_ENABLE</i>	Enables bits as specified in the argument passed in QRAE. Please note: If bits are already set in QRAE/QRAEH this Control command will cause additional bits (as specified by the bitmask) to be set and does. <b>Parameters:</b> ( <i>CSL_Edma3CmdQrae*</i> )
<i>CSL_EDMA3_CMD_QDMAREGION_DISABLE</i>	Disables bits as specified in the argument passed in QRAE <b>Parameters:</b> ( <i>CSL_Edma3CmdQrae*</i> )
<i>CSL_EDMA3_CMD_QUEPRIORITY_SET</i>	Programming QUEPRI register with the specified priority <b>Parameters:</b> ( <i>CSL_Edma3CmdQuePri*</i> )
<i>CSL_EDMA3_CMD_QUETHRESHOLD_SET</i>	Programming QUEUE Threshold levels <b>Parameters:</b> ( <i>CSL_Edma3CmdQueThr*</i> )
<i>CSL_EDMA3_CMD_ERROR_EVAL</i>	Sets the EVAL bit in the EEVAL register <b>Parameters:</b> ( <i>None</i> )
<i>CSL_EDMA3_CMD_INTRPEND_CLEAR</i>	Clears specified (Bitmask) pending interrupt at Module/Region Level <b>Parameters:</b> ( <i>CSL_Edma3CmdIntr*</i> )
<i>CSL_EDMA3_CMD_INTR_ENABLE</i>	Enables specified interrupts (BitMask) at Module/Region Level <b>Parameters:</b> ( <i>CSL_Edma3CmdIntr*</i> )
<i>CSL_EDMA3_CMD_INTR_DISABLE</i>	Disables specified interrupts (BitMask) at Module/Region Level <b>Parameters:</b> ( <i>CSL_Edma3CmdIntr*</i> )

---

<code>CSL_EDMA3_CMD_INTR_EVAL</code>	Interrupt Evaluation asserted for the Module/Region <b>Parameters:</b> (Int*)
<code>CSL_EDMA3_CMD_CTRLERROR_CLEAR</code>	Clear Controller Error Fault <b>Parameters:</b> (CSL_Edma3CtrlErrStat*)
<code>CSL_EDMA3_CMD_EVENTMISSED_CLEAR</code>	Pointer to an array of 3 elements, where element0 refers to the EMR register to be cleared, element1 refers to the EMRH register to be cleared, element2 refers to the QEMR register to be cleared. <b>Parameters:</b> (CSL_BitMask32*)
<code>CSL_EDMA3_CMD_MEMPROTECT_SET</code>	Programming of MPPAG,MPPA[0-7] attributes. <b>Parameters:</b> (CSL_Edma3CmdRegion*)
<code>CSL_EDMA3_CMD_MEMFAULT_CLEAR</code>	Clear Memory Fault <b>Parameters:</b> (None)

#### 4.4.4 CSL\_Edma3HwStatusQuery

**enum CSL\_Edma3HwStatusQuery**  
MODULE Level Queries.

**Enumeration values:**

<code>CSL_EDMA3_QUERY_CTRLERROR</code>	Returns Controller Error <b>Parameters:</b> (CSL_Edma3CtrlErrStat*)
<code>CSL_EDMA3_QUERY_INTRPEND</code>	Returns pend status of specified interrupt <b>Parameters:</b> (CSL_Edma3CmdIntr*)
<code>CSL_EDMA3_QUERY_EVENTMISSED</code>	Returns missed status of all Channels Pointer to an array of 3 elements, where element0 refers to the EMR register, element1 refers to the EMRH register, element2 refers to the QEMR register <b>Parameters:</b> (CSL_BitMask32*)
<code>CSL_EDMA3_QUERY_QUESTATUS</code>	Returns the Que status <b>Parameters:</b> (CSL_Edma3QueStat*)
<code>CSL_EDMA3_QUERY_ACTIVITY</code>	Returns the Channel Controller Active Status <b>Parameters:</b> (CSL_Edma3ActivityStat*)
<code>CSL_EDMA3_QUERY_INFO</code>	Returns the Channel Controller Information viz. Configuration, Revision Id <b>Parameters:</b>

---

	( <i>CSL_Edma3QueryInfo*</i> )
<i>CSL_EDMA3_QUERY_MEMFAULT</i>	Return the Memory fault details <b>Parameters:</b>
	( <i>CSL_Edma3MemFaultStat*</i> )
<i>CSL_EDMA3_QUERY_MEMPROTECT</i>	Return memory attribute of the specified region <b>Parameters:</b>
	( <i>CSL_Edma3CmdRegion*</i> )

#### 4.4.5 CSL\_Edma3HwChannelControlCmd

**enum CSL\_Edma3HwChannelControlCmd**  
CHANNEL Commands.

**Enumeration values:**

<i>CSL_EDMA3_CMD_CHANNEL_ENABLE</i>	Enables specified Channel <b>Parameters:</b> (None)
<i>CSL_EDMA3_CMD_CHANNEL_DISABLE</i>	Disables specified Channel <b>Parameters:</b> (None)
<i>CSL_EDMA3_CMD_CHANNEL_SET</i>	Manually sets the channel event, writes into ESR/ESRH and not ER.NA for QDMA. <b>Parameters:</b> (None)
<i>CSL_EDMA3_CMD_CHANNEL_CLEAR</i>	Manually clears the channel event, does not write into ESR/ESRH or ER/ERH but the ECR/ECRH. NA for QDMA. <b>Parameters:</b> (None)
<i>CSL_EDMA3_CMD_CHANNEL_CLEARERR</i>	In case of DMA channels clears SER/SERH (by writing into SECR/SECRH if "secEvt" and "missed" are both TRUE) and EMR/EMRH (by writing into EMCR/EMCRH if "missed" is TRUE). In case of QDMA channels clears QSER (by writing into QSECR if "ser" and "missed" are both TRUE) and QEMR (by writing into QEMCR if "missed" is TRUE) <b>Parameters:</b> ( <i>CSL_Edma3ChannelErr*</i> )

#### 4.4.6 CSL\_Edma3HwChannelStatusQuery

**enum CSL\_Edma3HwChannelStatusQuery**  
CHANNEL Queries.

**Enumeration values:**

<i>CSL_EDMA3_QUERY_CHANNEL_STATUS</i>	In case of DMA channels returns TRUE if ER/ERH is set, In case of QDMA channels
---------------------------------------	---

---

**CSL\_EDMA3\_QUERY\_CHANNEL\_ERR**

returns TRUE if QER is set

**Parameters:**

(Bool\*)

In case of DMA channels, 'missed' is set to TRUE if EMR/EMRH is set, 'secEvt' is set to TRUE if SER/SERH is set. In case of QDMA channels, 'missed' is set to TRUE if QEMR is set, 'secEvt' is set to TRUE if QSER is set. It should be noted that if secEvt ONLY is set to TRUE it may not be a valid error condition

**Parameters:**

(CSL\_Edma3ChannelErr\*)

## 4.5 Macros

**#define CSL\_EDMA3\_ADDRMODE\_FIFO 1**

Address Mode is such it wraps around after reaching FIFO width

**#define CSL\_EDMA3\_ADDRMODE\_INCR 0**

Address Mode is incremental

**#define CSL\_EDMA3\_BIDX\_MAKE ( src, dst ) \**

```
(Uint32)(\
    CSL_FMK(EDMA3CC_SRC_DST_BIDX_DSTBIDX,(Uint32)dst) | \
    CSL_FMK(EDMA3CC_SRC_DST_BIDX_SRCBIDX,(Uint32)src)\
)
```

Used for creating the B index entry in the parameter RAM (PaRAM)

**#define CSL\_EDMA3\_CIDX\_MAKE ( src, dst ) \**

```
(Uint32)(\
    CSL_FMK(EDMA3CC_SRC_DST_CIDX_DSTCIDX,(Uint32)dst) | \
    CSL_FMK(EDMA3CC_SRC_DST_CIDX_SRCIDX,(Uint32)src)\
)
```

Used for creating the C index entry in the parameter RAM (PaRAM)

**#define CSL\_EDMA3\_CNT\_MAKE ( aCnt, bCnt ) \**

```
(Uint32)(\
    CSL_FMK(EDMA3CC_A_B_CNT_ACNT, aCnt) | \
    CSL_FMK(EDMA3CC_A_B_CNT_BCNT, bCnt)\
)
```

Used for creating the A, B count entry in the parameter RAM (PaRAM)

**#define CSL\_EDMA3\_DMACHANNELSETUP\_DEFAULT \**

```
{
    \
    {CSL_EDMA3_QUE_0,0}, \
    {CSL_EDMA3_QUE_0,1}, \
    {CSL_EDMA3_QUE_0,2}, \
    {CSL_EDMA3_QUE_0,3}, \
    {CSL_EDMA3_QUE_0,4}, \
    {CSL_EDMA3_QUE_0,5}, \
    {CSL_EDMA3_QUE_0,6}, \
    {CSL_EDMA3_QUE_0,7}, \
    {CSL_EDMA3_QUE_0,8}, \
    {CSL_EDMA3_QUE_0,9}, \
    {CSL_EDMA3_QUE_0,10}, \
    {CSL_EDMA3_QUE_0,11}, \
    {CSL_EDMA3_QUE_0,12}, \
    {CSL_EDMA3_QUE_0,13}, \
    {CSL_EDMA3_QUE_0,14}, \
    {CSL_EDMA3_QUE_0,15}, \
    {CSL_EDMA3_QUE_0,16}, \
    {CSL_EDMA3_QUE_0,17}, \
    {CSL_EDMA3_QUE_0,18}, \
    {CSL_EDMA3_QUE_0,19}, \
    {CSL_EDMA3_QUE_0,20}, \
    {CSL_EDMA3_QUE_0,21}, \
    {CSL_EDMA3_QUE_0,22}, \
    \
}
```

---

```

    {CSL_EDMA3_QUE_0,23}, \
    {CSL_EDMA3_QUE_0,24}, \
    {CSL_EDMA3_QUE_0,25}, \
    {CSL_EDMA3_QUE_0,26}, \
    {CSL_EDMA3_QUE_0,27}, \
    {CSL_EDMA3_QUE_0,28}, \
    {CSL_EDMA3_QUE_0,29}, \
    {CSL_EDMA3_QUE_0,30}, \
    {CSL_EDMA3_QUE_0,31}, \
    {CSL_EDMA3_QUE_0,32}, \
    {CSL_EDMA3_QUE_0,33}, \
    {CSL_EDMA3_QUE_0,34}, \
    {CSL_EDMA3_QUE_0,35}, \
    {CSL_EDMA3_QUE_0,36}, \
    {CSL_EDMA3_QUE_0,37}, \
    {CSL_EDMA3_QUE_0,38}, \
    {CSL_EDMA3_QUE_0,39}, \
    {CSL_EDMA3_QUE_0,40}, \
    {CSL_EDMA3_QUE_0,41}, \
    {CSL_EDMA3_QUE_0,42}, \
    {CSL_EDMA3_QUE_0,43}, \
    {CSL_EDMA3_QUE_0,44}, \
    {CSL_EDMA3_QUE_0,45}, \
    {CSL_EDMA3_QUE_0,46}, \
    {CSL_EDMA3_QUE_0,47}, \
    {CSL_EDMA3_QUE_0,48}, \
    {CSL_EDMA3_QUE_0,49}, \
    {CSL_EDMA3_QUE_0,50}, \
    {CSL_EDMA3_QUE_0,51}, \
    {CSL_EDMA3_QUE_0,52}, \
    {CSL_EDMA3_QUE_0,53}, \
    {CSL_EDMA3_QUE_0,54}, \
    {CSL_EDMA3_QUE_0,55}, \
    {CSL_EDMA3_QUE_0,56}, \
    {CSL_EDMA3_QUE_0,57}, \
    {CSL_EDMA3_QUE_0,58}, \
    {CSL_EDMA3_QUE_0,59}, \
    {CSL_EDMA3_QUE_0,60}, \
    {CSL_EDMA3_QUE_0,61}, \
    {CSL_EDMA3_QUE_0,62}, \
    {CSL_EDMA3_QUE_0,63} \
}
DMA Channel Setup

```

```

#define CSL_EDMA3_FIFOWIDTH_NONE 0
Only for ease

```

```

#define CSL_EDMA3_FIFOWIDTH_8BIT 0
8 bit FIFO Width

```

```

#define CSL_EDMA3_FIFOWIDTH_16BIT 1
16 bit FIFO Width

```

```

#define CSL_EDMA3_FIFOWIDTH_32BIT 2
32 bit FIFO Width

```

---

```
#define CSL_EDMA3_FIFOWIDTH_64BIT 3  
64 bit FIFO Width
```

```
#define CSL_EDMA3_FIFOWIDTH_128BIT 4  
128 bit FIFO Width
```

```
#define CSL_EDMA3_FIFOWIDTH_256BIT 5  
256 bit FIFO Width
```

```
#define CSL_EDMA3_ITCCH_DIS 0  
Intermediate transfer completion chaining disable
```

```
#define CSL_EDMA3_ITCCH_EN 1  
Intermediate transfer completion chaining enable
```

```
#define CSL_EDMA3_ITCINT_DIS 0  
Intermediate transfer completion interrupt disable
```

```
#define CSL_EDMA3_ITCINT_EN 1  
Intermediate transfer completion interrupt enable
```

```
#define CSL_EDMA3_LINK_DEFAULT 0xFFFF  
Link to a Null PaRAM set
```

```
#define CSL_EDMA3_LINK_NULL 0xFFFF  
Link to a Null PaRAM set
```

```
#define CSL_EDMA3_LINKBCNTRLD_MAKE ( link, bCntRld ) \  
(Uint32)( \
    CSL_FMKR(EDMA3CC_LINK_BCNTRLD_LINK, (Uint32)link) | \
    CSL_FMKR(EDMA3CC_LINK_BCNTRLD_BCNTRLD, bCntRld) \
)
```

Used for creating the link and B count reload entry in the parameter RAM (PaRAM)

```
#define CSL_EDMA3_OPT_MAKE ( itcchEn, tcchEn, itcintEn, tcintEn, tcc, tccMode, \  
fwid, stat, syncDim, dam, sam ) \
```

```
(Uint32)( \
    CSL_FMKR(23,23,itcchEn) | \
    CSL_FMKR(22,22,tcchEn) | \
    CSL_FMKR(21,21,itcintEn) | \
    CSL_FMKR(20,20,tcintEn) | \
    CSL_FMKR(17,12,tcc) | \
    CSL_FMKR(11,11,tccMode) | \
    CSL_FMKR(10,8,fwid) | \
    CSL_FMKR(3,3,stat) | \
    CSL_FMKR(2,2,syncDim) | \
    CSL_FMKR(1,1,dam) | \
    CSL_FMKR(0,0,sam) )
```

Used for creating the options entry in the parameter RAM



---

```

#define CSL_EDMA3_QDMACHANNELSETUP_DEFAULT \
{
    \
    {CSL_EDMA3_QUE_0, 64, CSL_EDMA3_TRIGWORD_DEFAULT}, \
    {CSL_EDMA3_QUE_0, 65, CSL_EDMA3_TRIGWORD_DEFAULT}, \
    {CSL_EDMA3_QUE_0, 66, CSL_EDMA3_TRIGWORD_DEFAULT}, \
    {CSL_EDMA3_QUE_0, 67, CSL_EDMA3_TRIGWORD_DEFAULT} \
}
QDMA Channel Setup

#define CSL_EDMA3_STATIC_DIS          0
Disable Static

#define CSL_EDMA3_STATIC_EN          1
Enable Static

#define CSL_EDMA3_SYNC_A             0
A synchronized transfer

#define CSL_EDMA3_SYNC_AB            1
AB synchronized transfer

#define CSL_EDMA3_TCC_EARLY          1
Early Completion

#define CSL_EDMA3_TCC_NORMAL         0
Normal Completion

#define CSL_EDMA3_TCCH_DIS           0
Transfer completion chaining disable

#define CSL_EDMA3_TCCH_EN            1
Transfer completion chaining enable

#define CSL_EDMA3_TCINT_DIS          0
Transfer completion interrupt disable

#define CSL_EDMA3_TCINT_EN           1
Transfer completion interrupt enable

#define CSL_EDMA3_TRIGWORD_DEFAULT  7
Last trigger word in a QDMA parameter RAM set

/** Trigger word option field */
#define CSL_EDMA3_TRIGWORD_OPT       0

/** Trigger word source */
#define CSL_EDMA3_TRIGWORD_SRC       1

/** Trigger word AB count */
#define CSL_EDMA3_TRIGWORD_A_B_CNT   2

/** Trigger word destination */
#define CSL_EDMA3_TRIGWORD_DST       3

```

---

```

/** Trigger word src and dst B index */
#define CSL_EDMA3_TRIGWORD_SRC_DST_BIDX  4

/** Trigger word B count reload */
#define CSL_EDMA3_TRIGWORD_LINK_BCNTRLD  5

/** Trigger word src and dst C index */
#define CSL_EDMA3_TRIGWORD_SRC_DST_CIDX  6

/** Trigger word C count */
#define CSL_EDMA3_TRIGWORD_CCNT          7

#define CSL_EDMA3_MEMACCESS_UX          0x0001
User Execute permission

#define CSL_EDMA3_MEMACCESS_UW          0x0002
User Write permission

#define CSL_EDMA3_MEMACCESS_UR          0x0004
User Read permission

#define CSL_EDMA3_MEMACCESS_SX          0x0008
Supervisor Execute permission

#define CSL_EDMA3_MEMACCESS_SW          0x0010
Supervisor Write permission

#define CSL_EDMA3_MEMACCESS_SR          0x0020
Supervisor Read permission

#define CSL_EDMA3_MEMACCESS_EXT          0x0200
External Allowed ID. Requests with PrivID >= '6' are permitted if access type is allowed

#define CSL_EDMA3_MEMACCESS_AID0          0x0400
Allowed ID '0'

#define CSL_EDMA3_MEMACCESS_AID1          0x0800
Allowed ID '1'

#define CSL_EDMA3_MEMACCESS_AID2          0x1000
Allowed ID '2'

#define CSL_EDMA3_MEMACCESS_AID3          0x2000
Allowed ID '3'

#define CSL_EDMA3_MEMACCESS_AID4          0x4000
Allowed ID '4'

#define CSL_EDMA3_MEMACCESS_AID5          0x8000
Allowed ID '5'

```

---

## 4.6 Typedefs

**typedef void \* CSL\_Edma3Context**

Module specific context information. This is a dummy handle.

**typedef void \* CSL\_Edma3ModuleAttr**

Module Attributes specific information. This is a dummy handle.

**typedef volatile CSL\_Edma3ccParamsetRegs \* CSL\_Edma3ParamHandle**

CSL Parameter RAM (PaRAM) Set Handle.

**typedef CSL\_Edma3Obj \* CSL\_Edma3Handle**

EDMA handle.

**typedef CSL\_Edma3ChannelObj \* CSL\_Edma3ChannelHandle**

CSL Channel Handle All channel level API calls must be made with this handle.

---

## Chapter 5

### EDMA2.x Module

---

---

---

#### Topics

<a href="#">5. 1 Overview</a>
-------------------------------

<a href="#">5. 2 Functions</a>
--------------------------------

<a href="#">5. 3 Data Structures</a>
--------------------------------------

<a href="#">5. 4 Macros</a>
-----------------------------

<a href="#">5. 5 Typedefs</a>
-------------------------------

---

## 5.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within EDMA2.x (backward compatible with EDMA csl2x APIs) module.

The EDMA controller handles all data transfers between the level-two (L2) cache/memory controller and the device peripherals. These data transfers include cache servicing, non-cacheable memory accesses, user-programmed data transfers, and host accesses. The EDMA supports up to 64-event channels and 4 QDMA channels. The EDMA consists of a scalable Parameter RAM (PaRAM) that supports flexible ping-pong, circular buffering, channel-chaining, auto-reloading, and memory protection. The EDMA allows movement of data to/from any addressable memory spaces, including internal memory (L2 SRAM), peripherals, and external memory.

## 5.2 Functions

This section lists the functions available in the EDMA2 module.

### 5.2.1 EDMA\_reset

CSLAPI void EDMA\_reset ( [EDMA\\_Handle](#) *hEdma* )

#### Description

This function resets the given EDMA channel.

#### Arguments

*hEdma* Handle to the channel to be reset

#### Return Value

None

#### Pre Condition

Channel must have been opened previously using the function *EDMA\_open()*.

#### Post Condition

- The corresponding PaRAM entry is cleared to 0.
- The channel is disabled and event register bit is cleared.

#### Modifies

The system data structures are modified.

#### Example

```
EDMA_Handle handle;
Uint32      chan_no = 1;

handle = EDMA_open(chan_no, EDMA_OPEN_RESET);
...
EDMA_reset(handle);
...
```

### 5.2.2 EDMA\_resetAll

CSLAPI void EDMA\_resetAll ( void )

#### Description

This function resets all EDMA channels.

#### Arguments

None

#### Return Value

None

---

**Pre Condition**

None

**Post Condition**

- The PaRAM words corresponding to all of the EDMA channels are cleared to 0.
- All channels are disabled and their interrupts are reset.

**Modifies**

The system data structures are modified.

**Example**

```
...
EDMA_resetAll();
...
```

### 5.2.3 EDMA\_open

CSLAPI [EDMA\\_Handle](#) EDMA\_open ( int *channel*,  
 Uint32 *flags*  
 )

**Description**

This function opens a EDMA channel for use by the application.

**Arguments**

channel	Channel number or EDMA_CHA_ANY (to open any channel)
flags	EDMA_OPEN_RESET or EDMA_OPEN_ENABLE or 0 EDMA_OPEN_RESET - resets the channel EDMA_OPEN_ENABLE - enables the transfers

**Return Value**

- A valid handle on success
- EDMA\_HINV on failure

**Pre Condition**

None

**Post Condition**

The channel is enabled or reset (PaRAM entry is cleared and channel is disabled) depending on the flags passed.

**Modifies**

The system data structures are modified.

**Example**

```
Uint32          chan_no = 4;
EDMA_Handle     handle;
handle = EDMA_open(chan_no, 0);
```

## 5.2.4 EDMA\_close

CSLAPI void EDMA\_close ( [EDMA\\_Handle](#) *hEdma* )

### Description

Closes a previously opened EDMA channel, after it has been used by the application.

### Arguments

*hEdma*      Handle to the channel to be closed

### Return Value

None

### Pre Condition

The channel to be closed must have been opened previously using the function EDMA\_open ().

### Post Condition

The channel is closed and reset.

### Modifies

The system data structures are modified.

### Example

```
EDMA_Handle  handle;
Uint32      chan_no = 1;
handle = EDMA_open(chan_no, EDMA_OPEN_RESET);
...
EDMA_close(handle);
...
```

## 5.2.5 EDMA\_allocTable

CSLAPI [EDMA\\_Handle](#) EDMA\_allocTable ( int *tableNum* )

### Description

This function allocates a PaRAM table entry for use by the application.

### Arguments

*tableNum*      PaRAM table entry number (0 to EDMA\_TABLE\_CNT)  
or  
EDMA\_ALLOC\_ANY      To allocate any available entry of PaRAM table

### Return Value

- A valid handle on success
- EDMA\_HINV on failure

### Pre Condition

None



---

**Post Condition**

A PaRAM table entry is allocated from the free pool.

**Modifies**

The system data structures are modified.

**Example**

```
EDMA_Handle    handle;
Uint32         tabNum = 1;
...
handle = EDMA_allocTable(tabNum);
...
```

## 5.2.6 EDMA\_freeTable

CSLAPI void EDMA\_freeTable ( [EDMA\\_Handle](#) *hEdma* )

**Description**

This function frees a previously allocated PaRAM table entry.

**Arguments**

*hEdma*            Handle to the PaRAM entry to be freed

**Return Value**

None

**Pre Condition**

The table entry to be freed must have been allocated previously using function EDMA\_allocTable().

**Post Condition**

One more entry in the free PaRAM table.

**Modifies**

The system data structures are modified.

**Example**

```
EDMA_Handle    handle;
Uint32         tabNum = 1;
...
handle = EDMA_allocTable(tabNum);
EDMA_freeTable(handle);
...
```

## 5.2.7 EDMA\_allocTableEx

CSLAPI int EDMA\_allocTableEx ( int *cnt*,  
                              [EDMA\\_Handle\\*](#) *array*  
                              )



**Modifies**

The system data structures are modified.

**Example**

```
EDMA_Handle      hArray[4];
Uint32           cnt = 4, retCnt;
retCnt = EDMA_allocTableEx(cnt, &hArray[0]);
...
EDMA_freeTableEx(cnt, &hArray[0]);
...
```

## 5.2.9 EDMA\_clearPram

**CSLAPI void EDMA\_clearPram** ( **Uint32** *val* )

**Description**

This function sets the PARAM words corresponding to all EDMA channels with the specified 'val'.

**Arguments**

*val*            Value to be written into the PaRAM words

**Return Value**

None

**Pre Condition**

None

**Post Condition**

All words of the PaRAM corresponding to the EDMA channels are set to the given value, 'val'. Reserved fields of PaRAM do not reflect the written bit values. They are read as zero.

**Modifies**

None

**Example**

```
Uint32 val = 0;
...
EDMA_clearPram(val);
...
```

## 5.2.10 EDMA\_intAlloc

**CSLAPI int EDMA\_intAlloc** ( **int** *tcc* )

**Description**

This function allocates a EDMA channel interrupt. This interrupt is used in channel configuration to configure the interrupt to be generated after a transfer.

**Arguments**

*tcc*            Interrupt number  
or

---

-1	To allocate any available interrupt
----	-------------------------------------

### Return Value

- Interrupt number allocated, if success
- -1, to indicate failure

### Pre Condition

None

## Post Condition

One interrupt less in the free pool of interrupts.

## Modifies

The system data structures are modified.

### Example

```

    Uint32 tcc = 1, retTcc;
    ...
    retTcc = EDMA_intAlloc(tcc);
    ...

```

### 5.2.11 EDMA\_intFree

**CSLAPI void EDMA\_intFree** ( int *tcc* )

### Description

This function frees a previously allocated interrupt.

## Arguments

```
tcc      Interrupt number to be freed
```

### Return Value

None

## Pre Condition

The `EDMA_intAlloc()` function must be called to allocate the interrupt before calling this function.

## Post Condition

One interrupt more in the free pool.

## Modifies

The system data structures are modified.

### Example

```

    Uint32 tcc = 1, retTcc;
    ...
    retTcc = EDMA_intAlloc(tcc);
    ...
    EDMA_intFree(retTcc);
    ...

```

## 5.2.12 EDMA\_config

```
CSLAPI void EDMA_config      ( EDMA\_Handle          hEdma,
                               EDMA\_Config *      config
                               )
```

### Description

This function configures an EDMA transfer.

1. Following transfers specified in the document 'spru234.pdf' are NOT possible. When these are configured in the EDMA\_Config structure, the routine returns without configuring the PaRAM.

As per the document, the following transfers are NOT possible :  
A-44, A-47, A-48, A-49, A-50, A-62, A-65, A-66, A-67,  
A-68, A-80, A-83 A-84, A-85 and A-86.

All these "NOT POSSIBLE" are possible by setting ACnt = elmSize, BCnt = elmCnt, CCnt = arCnt+1, appropriate indexes and these chain to themselves. But TCC = channel Number should be free and this programming should not contrast with user programming of Interrupt enables/chain enables/tcc programming.

2. For the following transfers specified in the document 'spru234.pdf', the source address must be aligned to 256-bits, otherwise the config API returns without configuring.  
A-42, A-43, A-60, A-61 and A-78

3. For the following transfers specified in the document 'spru234.pdf', the destination address must be aligned to 256-bits, otherwise the config API returns without configuring.  
A-42, A-45, A-60, A-63, A-66, A78 and A-81

### Arguments

<code>hEdma</code>	Handle to the channel or PaRAM to be configured
<code>config</code>	Address of the configuration structure

### Return Value

None

### Pre Condition

1. Channel must have been opened or a PaRAM entry allocated.
2. A TCC must have been allocated, if TCINT bit is set.

### Post Condition

The corresponding PaRAM entry is configured, if the configuration is valid.

### Modifies

The PaRAM is modified if the configuration is valid.

### Example

```
EDMA_Handle handle;
Uint32      chan_no = 1, tcc;
EDMA_Config conf;
char        dst[512];
```

---

```

char          src[512];

handle = EDMA_open(chan_no, EDMA_OPEN_RESET);
tcc = EDMA_intAlloc(4);
conf.opt = 0x51340001;
conf.cnt = 0x00000200; /* Transfer 512 bytes */
conf.idx = 0;
conf.rld = 0x0000FFFF;
conf.dst = (Uint32)&dst[0];
conf.src = (Uint32)&src[0];
...
EDMA_config(handle, &conf);
...

```

### 5.2.13 EDMA\_configArgs

CSLAPI void EDMA_configArgs	( <a href="#">EDMA_Handle</a>	<i>hEdma,</i>
	Uint32	<i>opt,</i>
	Uint32	<i>src,</i>
	Uint32	<i>cnt,</i>
	Uint32	<i>dst,</i>
	Uint32	<i>idx,</i>
	Uint32	<i>rld</i>
	)	

#### Description

This function configures an EDMA transfer.

1. Following transfers specified in the document 'spru234.pdf' are NOT possible. When these are configured in the EDMA\_Config structure, the routine returns without configuring the PaRAM.

As per the document, the following transfers are NOT possible:

A-44, A-47, A-48, A-49, A-50, A-62, A-65, A-66, A-67,  
A-68, A-80, A-83 A-84, A-85 and A-86.

All these "NOT POSSIBLE" are possible by setting ACnt = elmSize, BCnt = elmCnt, CCnt = arCnt+1, appropriate indexes and these chain to themselves. But TCC = channel Number should be free and this programming should not contrast with user programming of Interrupt enables/chain enables/tcc programming.

2. For the following transfers specified in the document 'spru234.pdf', the source address must be aligned to 256-bits, otherwise the config API returns without configuring.

A-42, A-43, A-60, A-61 and A-78

3. For the following transfers specified in the document 'spru234.pdf', the destination address must be aligned to 256-bits, otherwise the config API returns without configuring.

A-42, A-45, A-60, A-63, A-66, A78 and A-81

---

**Arguments**

hEdma	Handle to the channel or PaRAM to be configured
opt	Options word of the configuration
src	From address used in the transfer
cnt	Specify the number of arrays and number of elements in each array
dst	To address used in the transfer
idx	Specify offsets used to calculate the addresses
rld	Specify the link address and the reload value

**Return Value**

None

**Pre Condition**

1. Channel must have been opened or a PaRAM entry allocated.
2. A TCC must have been allocated, if TCINT bit is set.

**Post Condition**

The corresponding PaRAM entry is configured, if the configuration is valid.

**Modifies**

The PaRAM is modified if the configuration is valid.

**Example**

```
EDMA_Handle handle;
Uint32      chan_no = 1, tcc;
Uint32      opt, cnt, idx, rld, src, dst;
char        dst1[512];
char        src1[512];

handle = EDMA_open(chan_no, EDMA_OPEN_RESET);

tcc = EDMA_intAlloc(4);
...
opt = 0x51340001;
cnt = 0x00000200; /* Transfer 512 bytes */
idx = 0;
rld = 0x0000FFFF;
dst = (Uint32)&dst1[0];
src = (Uint32)&src1[0];

EDMA_configArgs(handle, opt, src, cnt, dst, idx, rld);
...
```

## 5.2.14 EDMA\_getConfig

```
CSLAPI void EDMA_getConfig      ( EDMA\_Handle      hEdma,
                                EDMA\_Config *    config
                                )
```

### Description

This function returns the configuration of an EDMA transfer, with the following limitations.

Fields - 2DS, SUM, 2DD, DUM, PDTS, PDTD, FS, FRMIDX, ELEIDX and ELERLD are not returned (not modified in the argument structure passed to the API).  
Fields - ATCINT, ATCC, LINK are valid if the programmed values are valid. Other fields contain valid configuration.

### Arguments

<code>hEdma</code>	Handle of the channel
<code>config</code>	Pointer to the configuration structure of type 'EDMA_Config'

### Return Value

None

### Pre Condition

None

### Post Condition

None

### Modifies

None

### Example

```
EDMA_Handle    handle;
Uint32         chan_no = 1;
EDMA_Config    conf;
handle = EDMA_open(chan_no, EDMA_OPEN_RESET);
...
EDMA_getConfig(handle, &conf);
...
```

## 5.2.15 EDMA\_qdmaConfig

```
CSLAPI void EDMA_qdmaConfig      ( EDMA\_Config *    config )
```

### Description

This function configures a QDMA transfer, returns after initiating the transfer.



1. Following transfers specified in the document, 'spru234.pdf' are NOT possible. When these are configured in the EDMA\_Config structure, the routine returns without a data transfer.

The following transfers are NOT possible :

A-44, A-47, A-48, A-49, A-50, A-62, A-65, A-66, A-67,  
A-68, A-80, A-83 A-84, A-85 and A-86.

2. For the following transfers specified in the document 'spru234.pdf', the source address must be aligned to 256-bits, otherwise the config API returns without a data transfer. A-42, A-43, A-60, A-61 and A-78
3. For the following transfers specified in the document 'spru234.pdf', the destination address must be aligned to 256-bits, otherwise the config API returns without a data transfer.  
A-42, A-45, A-60, A-63, A-66, A78 and A-81
4. No need to enable the QDMA channel separately, this API takes care of enabling the QDMA channel.
5. All transfers with QDMA are frame-synchronized transfers.
6. Only one QDMA channel supported; Linking and Chaining are not supported.

### Arguments

config                      Address of the configuration structure

### Return Value

None

### Pre Condition

A TCC must have been allocated, if TCINT bit is set.

### Post Condition

The corresponding PaRAM entry is configured, if the configuration is valid.

### Modifies

The PaRAM is modified if the configuration is valid.

### Example

```
EDMA_Config conf;
EDMA_Handle handle;
Uint32      chan_no = 64;
Uint32      tcc;
char        dst[512];
char        src[512];

handle = EDMA_open(chan_no, EDMA_OPEN_RESET);
tcc = EDMA_intAlloc(4);
...
conf.opt = 0x51340001;
conf.cnt = 0x00000200; /* Transfer 512 bytes*/
conf.idx = 0;
conf.dst = (Uint32)&dst[0];
```

---

```
conf.src = (Uint32)&src[0];
EDMA_qdmaConfig(&conf);
...
```

## 5.2.16 EDMA\_qdmaConfigArgs

```
CSLAPI void EDMA_qdmaConfigArgs      (  Uint32    opt,
                                         Uint32    src,
                                         Uint32    cnt,
                                         Uint32    dst,
                                         Uint32    idx
                                         )
```

### Description

This function configures a QDMA transfer, returns after initiating the transfer.

1. Following transfers specified in the document 'spru234.pdf' are NOT possible. When these are configured in the EDMA\_Config structure, the routine returns without a data transfer.

The following transfers are NOT possible:

A-44, A-47, A-48, A-49, A-50, A-62, A-65, A-66, A-67,  
A-68, A-80, A-83 A-84, A-85 and A-86.

2. For the following transfers specified in the document 'spru234.pdf', the source address must be aligned to 256-bits, otherwise the config API returns without a data transfer.  
A-42, A-43, A-60, A-61 and A-78

3. For the following transfers specified in the document 'spru234.pdf', the destination address must be aligned to 256-bits, otherwise the config API returns without a data transfer.  
A-42, A-45, A-60, A-63, A-66, A78 and A-81

4. No need to enable the QDMA channel separately, this API takes care of enabling the QDMA channel.

5. All transfers with QDMA are frame-synchronized transfers.

6. Only one channel of QDMA is supported, Linking and Chaining are not supported.

### Arguments

<code>opt</code>	Options word of the configuration
<code>src</code>	From address used in the transfer
<code>cnt</code>	Specify the number of arrays and number of elements in each array
<code>dst</code>	To address used in the transfer

idx Specify offsets used to calculate the addresses

**Return Value**

None

**Pre Condition**

A TCC must have been allocated, if TCINT bit is set.

**Post Condition**

The corresponding PaRAM entry is configured, if the configuration is valid.

**Modifies**

The PaRAM is modified if the configuration is valid.

**Example**

```

    Uint32      opt, cnt, idx, src, dst, tcc, rld;
    char        dst1[512];
    char        src1[512];
    ...
    tcc = EDMA_intAlloc(4);
    opt = 0x51340001;
    cnt = 0x00000200; /* Transfer 512 bytes*/
    idx = 0;
    rld = 0x0000FFFF;
    dst = (Uint32)&dst1[0];
    src = (Uint32)&src1[0];

    EDMA_qdmaConfigArgs(opt, src, cnt, dst, idx);
    ...

```

## 5.2.17 EDMA\_qdmaGetConfig

CSLAPI void EDMA\_qdmaGetConfig ( [EDMA\\_Config](#) \* config )

**Description**

This function returns the configuration of a QDMA transfer, with the following limitations.

Fields - ESIZE, 2DS, SUM, 2DD, DUM, PDTS, PDTD, FRMCNT, ELECNT, FRMIDX and ELEIDX are not returned (not modified in the argument structure passed to the API).  
Fields - FS returned as 1, reserved fields are DO NOT CARE. Other fields contain valid configuration.

**Arguments**

config A pointer to EDMA\_Config structure to return the configuration

**Return Value**

None

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
EDMA_Config conf;
EDMA_Handle handle;
Uint32      chan_no = 64;

handle = EDMA_open(chan_no, EDMA_OPEN_RESET);
...
EDMA_qdmaGetConfig(&conf);
...
```

## 5.2.18 EDMA\_getScratchAddr

**IDECL** Uint32 EDMA\_getScratchAddr

( void )

**Description**

This function returns the address of the scratch area. Some portion of PaRAM area is reserved for scratch purposes.

**Arguments**

None

**Return Value**

Address of the scratch area

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
Uint32 *addr;
...
addr = (Uint32 *)EDMA_getScratchAddr();
...
```

## 5.2.19 EDMA\_getScratchSize

**IDECL** Uint32 EDMA\_getScratchSize

( void )

**Description**

This function returns the size of scratch area in bytes.

---

**Arguments**

None

**Return Value**

Scratch area size in bytes

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```

    Uint32 scratchSize;
    ...
    scratchSize = EDMA_getScratchSize();
    ...

```

## 5.2.20 EDMA\_enableChannel

**IDECL** void EDMA\_enableChannel ( [EDMA\\_Handle](#) *hEdma* )

**Description**

This function enables a channel for used by a peripheral / host.

**Arguments**

*hEdma*      Handle to the channel to be enabled

**Return Value**

None

**Pre Condition**

Channel must have been opened using EDMA\_open() before calling this function..

**Post Condition**

The corresponding channel is ready for use by the peripheral.

**Modifies**

Sets a bit in EER or EERH.

**Example**

```

    EDMA_Handle      handle;
    Uint32            chan_no = 1;
    handle = EDMA_open(chan_no, EDMA_OPEN_RESET);
    ...
    EDMA_enableChannel(handle);
    ...

```

## 5.2.21 `EDMA_disableChannel`

IDECL void `EDMA_disableChannel` ( [EDMA\\_Handle](#) *hEdma* )

### Description

This function disables a channel after its use by a peripheral / host.

### Arguments

*hEdma*      Handle to the channel to be disabled

### Return Value

None

### Pre Condition

Channel must have been opened and enabled before calling this function..

### Post Condition

The corresponding channel is no longer usable by the peripheral.

### Modifies

Clears a bit in EER or EERH.

### Example

```
EDMA_Handle  handle;
Uint32      chan_no = 1;
handle = EDMA_open(chan_no, EDMA_OPEN_RESET);
...
EDMA_enableChannel(handle);
EDMA_disableChannel(handle);
...
```

## 5.2.22 `EDMA_setChannel`

IDECL void `EDMA_setChannel` ( [EDMA\\_Handle](#) *hEdma* )

### Description

This function initiates a transfer on a channel.

### Arguments

*hEdma*      Handle to the channel to be triggered

### Return Value

None

### Pre Condition

Channel must have been opened and configured before calling this fuction.

### Post Condition

Starts the transfer configured for the channel.

---

**Modifies**

Sets a bit in ER or ERH.

**Example**

```
EDMA_Handle  handle;
Uint32       chan_no = 1;
EDMA_Config  conf;
char         dst[512];
char         src[512];

handle = EDMA_open(chan_no, EDMA_OPEN_RESET);

conf.opt = 0x51340001;
conf.cnt = 0x00000200; /* Transfer 512 bytes*/
conf.idx = 0;
conf.rld = 0x0000FFFF;
conf.dst = (Uint32)&dst[0];
conf.src = (Uint32)&src[0];
...

EDMA_config(handle, &conf);
EDMA_setChannel(handle);
...
```

## 5.2.23 EDMA\_getChannel

**IDECL** `Uint32 EDMA_getChannel` ( [EDMA\\_Handle](#) *hEdma* )

**Description**

This function returns the current state of the channel event by reading the event flag from the EDMA channel Event Register (ER).

**Arguments**

`hEdma`      Handle to the channel to be tested

**Return Value**

- 0 - event not detected
- 1 - event detected

**Pre Condition**

Channel must have been opened and enabled before calling this function.

**Post Condition**

None

**Modifies**

None

**Example**

```
EDMA_Handle  handle;
Uint32       chan_no = 1, status;
```

---

```

    handle = EDMA_open(chan_no, EDMA_OPEN_RESET);
    ...
    EDMA_enableChannel(handle);
    ...
    status = EDMA_getChannel(handle);
    ...

```

## 5.2.24 EDMA\_clearChannel

**IDECL** void EDMA\_clearChannel ( [EDMA\\_Handle](#) *hEdma* )

### Description

This function clears a peripheral transfer request on a channel.

### Arguments

*hEdma*                  Handle to the channel to be cleared

### Return Value

None

### Pre Condition

Channel must have been opened before calling this function.

### Post Condition

A bit in the event register is cleared. This stops EDMA from transferring data if transfer has not been started.

### Modifies

Clears a bit in ER or ERH.

### Example

```

EDMA_Handle  handle;
Uint32       chan_no = 1;
handle = EDMA_open(chan_no, EDMA_OPEN_RESET);
...
EDMA_clearChannel(handle);
...

```

## 5.2.25 EDMA\_getTableAddress

**IDECL** Uint32 EDMA\_getTableAddress ( [EDMA\\_Handle](#) *hEdma* )

### Description

This function returns address of PaRAM corresponding to the given EDMA handle.

### Arguments

*hEdma*                  Handle to the channel or table entry

### Return Value

Address of the corresponding PaRAM entry



---

**Pre Condition**

Channel must have been opened or a table entry allocated before calling this function.

**Post Condition**

None

**Modifies**

None

**Example**

```
EDMA_Handle  handle;
Uint32      chan_no = 1, *addr;
handle = EDMA_open(chan_no, EDMA_OPEN_RESET);
...
addr = (Uint32 *)EDMA_getTableAddress(handle);
...
```

## 5.2.26 EDMA\_intEnable

**IDECL void EDMA\_intEnable** ( **Uint32** *tccIntNum* )

**Description**

This function enables a transfer completion interrupt.

**Arguments**

*tccIntNum*      Interrupt number to be enabled

**Return Value**

None

**Pre Condition**

None

**Post Condition**

The future EDMA events of this number can interrupt the CPU.

**Modifies**

A bit in IER or IERH is set.

**Example**

```
EDMA_Handle  handle;
Uint32      tccIntNum = 1;
...
EDMA_intEnable(tccIntNum);
...
```

## 5.2.27 EDMA\_intDisable

**IDECL void EDMA\_intDisable** ( **Uint32** *tccIntNum* )

---

**Description**

This function disables a transfer completion interrupt.

**Arguments**

`tccIntNum`      Interrupt number to be disabled

**Return Value**

None

**Pre Condition**

None

**Post Condition**

The future EDMA events of this number cannot interrupt the CPU.

**Modifies**

A bit in IER or IERH is cleared

**Example**

```
EDMA_Handle  handle;
Uint32       tccIntNum = 1;
...
EDMA_intDisable(tccIntNum);
...
```

## 5.2.28 EDMA\_intClear

**IDECL void EDMA\_intClear ( Uint32 tccIntNum )**

**Description**

This function clears a transfer completion interrupt.

**Arguments**

`tccIntNum`      Interrupt number to be cleared

**Return Value**

None

**Pre Condition**

None

**Post Condition**

None

**Modifies**

A bit in IPR or IPRH is cleared.

**Example**

```
EDMA_Handle  handle;
Uint32       tccIntNum = 1;
```

```
...
EDMA_intClear(tccIntNum);
...
```

### 5.2.29 EDMA\_intTest

**IDECL** `Uint32 EDMA_intTest` ( `Uint32` *tccIntNum* )

#### Description

This function returns the status of a transfer completion interrupt.

#### Arguments

`tccIntNum`      Interrupt number to be tested

#### Return Value

- 0 = flag not set
- 1 = flag set

#### Pre Condition

None

#### Post Condition

None

#### Modifies

None

#### Example

```
EDMA_Handle handle;
Uint32      tccIntNum = 1, status;
...
status = EDMA_intTest(tccIntNum);
...
```

### 5.2.30 EDMA\_intReset

**IDECL** `void EDMA_intReset` ( `Uint32` *tccIntNum* )

#### Description

This function clears a pending transfer completion interrupt and disables the interrupt.

#### Arguments

`tccIntNum`      Interrupt number to be reset

#### Return Value

None

#### Pre Condition

None

**Post Condition**

Interrupts are not recognized.

**Modifies**

A bit in IPR or IPRH and IER or IERH cleared.

**Example**

```
EDMA_Handle  handle;
Uint32       tccIntNum = 1, status;
...
EDMA_intReset(tccIntNum);
...
```

## 5.2.31 **EDMA\_intResetAll**

**IDECL** void **EDMA\_intResetAll** ( void )

**Description**

This function clears all pending transfer completion interrupts and disables the all interrupts.

**Arguments**

None

**Return Value**

None

**Pre Condition**

None

**Post Condition**

Interrupts are not recognized.

**Modifies**

All bits in IPR, IPRH, IER and IERH cleared.

**Example**

```
EDMA_Handle  handle;
Uint32       tccIntNum = 1, status;
...
EDMA_intResetAll();
...
```

## 5.2.32 **EDMA\_link**

**IDECL** void **EDMA\_link** ( [EDMA\\_Handle](#) *parent*,  
[EDMA\\_Handle](#) *child* )

**Description**

This function links a child PaRAM entry to the parent PaRAM.

### Arguments

parent	Handle to the parent PaRAM (channel)
child	Handle to the child PaRAM

### Return Value

None

### Pre Condition

Parent and child must have been configured.

### Post Condition

The parent's RLD word of PaRAM is set to the offset of child PaRAM.

### Modifies

Parent PaRAM is modified.

### Example

```
EDMA_Handle par_handle, ch_handle;
Uint32      chan_no = 1, tab = 4;
par_handle = EDMA_open(chan_no, EDMA_OPEN_RESET);
ch_handle = EDMA_allocTable(tab);

/* Configure parent, using EDMA_config */
...
/* Configure child, using EDMA_config */
EDMA_link(par_handle, ch_handle);
...
```

## 5.2.33 EDMA\_chain

```
IDECL void EDMA_chain      ( EDMA\_Handle      parent,
                           EDMA\_Handle      nextChannel,
                           Uint32      tccflag,
                           Uint32      atccflag
                           )
```

### Description

This function enables chaining of parent and child, after transfer gets finished/submitted based on the flags supplied.

### Arguments

parent	EDMA handle of the channel after which next channel gets chained.
nextChannel	EDMA handle associated with the channel to be chained

---

tccflag	Flag to enable/disable chaining the child after completion of the parent transfer. Following are the values: 0 - Disable 1 - Enable
atccflag	Flag to enable/disable chaining the child after submission of the parent transfer. Following are the values: 0 - Disable 1 - Enable

**Return Value**

None

**Pre Condition**

Channel must be opened before calling this function.

**Post Condition**

- Child channel gets chained to parent.
- Enables chaining of parent (child transfer gets triggered, after parent transfer gets completed), if TCC flag is set.
- Enables alternate chaining of parent (child transfer gets triggered, after parent transfer gets submitted), if ATCC flag is set.

**Modifies**

The OPT word of the parent PaRAM gets modified.

**Example**

```
EDMA_Handle  par_handle, next_handle;
Uint32       par_chan_no = 1, next_chan_no = 4;
Int atccflag = 1;

par_handle = EDMA_open(par_chan_no, EDMA_OPEN_RESET);
par_handle = EDMA_open(next_chan_no, EDMA_OPEN_RESET);

/* Configure parent using EDMA_config */
...
/* Configure next using EDMA_config */
...
EDMA_chain(par_handle, next_handle, 0, atccflag);
...
```

## 5.2.34 EDMA\_enableChaining

IDECL void EDMA\_enableChaining ( [EDMA\\_Handle](#) hEdma )

**Description**

This function enables chaining on the given channel.

**Arguments**

hEdma            Handle to the channel to be chained

**Return Value**

None

**Pre Condition**

Channel must have been opened before calling this function.

**Post Condition**

The channel initiates a transfer on the channel specified in its TCC and TCCM fields, after transfer of the current channel is over.

**Modifies**

Associated PaRAM

**Example**

```
EDMA_Handle      handle;
Uint32           chan_no = 1;
handle = EDMA_open(chan_no, EDMA_OPEN_RESET);
...
EDMA_enableChaining(handle);
...
```

## 5.2.35 EDMA\_disableChaining

**IDECL** void EDMA\_disableChaining ( [EDMA\\_Handle](#) *hEdma* )

**Description**

This function disables chaining on the given channel.

**Arguments**

*hEdma*                      Handle to the channel whose chaining is to be disabled

**Return Value**

None

**Pre Condition**

Channel must have been opened before calling this function.

**Post Condition**

The channel does NOT initiate a transfer on the channel specified in its TCC and TCCM fields, after transfer of the current channel is over.

**Modifies**

Associated PaRAM

**Example**

```
EDMA_Handle      par_handle, next_handle;
EDMA_Config      par_conf, next_conf;
Uint32           par_chan_no = 1, next_chan_no = 4;
par_handle       = EDMA_open(par_chan_no, EDMA_OPEN_RESET);
par_handle       = EDMA_open(next_chan_no, EDMA_OPEN_RESET);
/* Configure parent using EDMA_config, with tcc field set as
next */
```

---

```
/* Configure next using EDMA_config */
EDMA_enableChaining(par_handle);
/* Program/peripheral initates a transfer on parent */
/* Wait for the completion of transfer on next_chan_no */
EDMA_disableChaining(par_handle);
...
```



---

## 5.3 Data Structures

This section lists the data structures available in the EDMA2 module.

### 5.3.1 EDMA\_Config

#### Detailed Description

EDMA PaRAM configuration structure

#### Field Documentation

**Uint32 EDMA\_Config::cnt**

Transfer count word

**Uint32 EDMA\_Config::dst**

Destination address word

**Uint32 EDMA\_Config::idx**

Index configuration word

**Uint32 EDMA\_Config::opt**

Options word of the configuration

**Uint32 EDMA\_Config::rld**

Reload address and Link offset word

**Uint32 EDMA\_Config::src**

Source address word

## 5.4 Macros

**#define EDMA\_ALLOC\_ANY** (-1)  
 Argument used to allocate a unspecific resource of a type  
**Example:** EDMA\_open(EDMA\_ALLOC\_ANY, EDMA\_OPEN\_RESET);

**#define EDMA\_CHA\_DSPINT** 0  
 EDMA channel 0

**#define EDMA\_CHA\_TINT0L** 1  
 EDMA channel 1

**#define EDMA\_CHA\_TINT0H** 2  
 EDMA channel 2

**#define EDMA\_CHA\_3** 3  
 EDMA channel 3

**#define EDMA\_CHA\_4** 4  
 EDMA channel 4

**#define EDMA\_CHA\_5** 5  
 EDMA channel 5

**#define EDMA\_CHA\_6** 6  
 EDMA channel 6

**#define EDMA\_CHA\_7** 7  
 EDMA channel 7

**#define EDMA\_CHA\_8** 8  
 EDMA channel 8

**#define EDMA\_CHA\_9** 9  
 EDMA channel 9

**#define EDMA\_CHA\_10** 10  
 EDMA channel 10

**#define EDMA\_CHA\_11** 11  
 EDMA channel 11

**#define EDMA\_CHA\_XEVT0** 12  
 EDMA channel 12

**#define EDMA\_CHA\_REVT0** 13  
 EDMA channel 13

**#define EDMA\_CHA\_XEVT1** 14  
 EDMA channel 14

**#define EDMA\_CHA\_REVT1** 15  
 EDMA channel 15

---

<b>#define EDMA_CHA_TINT1L</b> EDMA channel 16	<b>16</b>
<b>#define EDMA_CHA_TINT1H</b> EDMA channel 17	<b>17</b>
<b>#define EDMA_CHA_18</b> EDMA channel 18	<b>18</b>
<b>#define EDMA_CHA_19</b> EDMA channel 19	<b>19</b>
<b>#define EDMA_CHA_20</b> EDMA channel 20	<b>20</b>
<b>#define EDMA_CHA_21</b> EDMA channel 21	<b>21</b>
<b>#define EDMA_CHA_22</b> EDMA channel 22	<b>22</b>
<b>#define EDMA_CHA_23</b> EDMA channel 23	<b>23</b>
<b>#define EDMA_CHA_24</b> EDMA channel 24	<b>24</b>
<b>#define EDMA_CHA_25</b> EDMA channel 25	<b>25</b>
<b>#define EDMA_CHA_26</b> EDMA channel 26	<b>26</b>
<b>#define EDMA_CHA_27</b> EDMA channel 27	<b>27</b>
<b>#define EDMA_CHA_VCPREVT0</b> EDMA channel 28	<b>28</b>
<b>#define EDMA_CHA_VCPXEVT0</b> EDMA channel 29	<b>29</b>
<b>#define EDMA_CHA_TCPREVT0</b> EDMA channel 30	<b>30</b>
<b>#define EDMA_CHA_TCPXEVT0</b> EDMA channel 31	<b>31</b>
<b>#define EDMA_CHA_UREVT</b> EDMA channel 32	<b>32</b>
<b>#define EDMA_CHA_33</b> EDMA channel 33	<b>33</b>

---

<b>#define EDMA_CHA_34</b> EDMA channel 34	<b>34</b>
<b>#define EDMA_CHA_35</b> EDMA channel 35	<b>35</b>
<b>#define EDMA_CHA_36</b> EDMA channel 36	<b>36</b>
<b>#define EDMA_CHA_37</b> EDMA channel 37	<b>37</b>
<b>#define EDMA_CHA_38</b> EDMA channel 38	<b>38</b>
<b>#define EDMA_CHA_39</b> EDMA channel 39	<b>39</b>
<b>#define EDMA_CHA_UXEVT</b> EDMA channel 40	<b>40</b>
<b>#define EDMA_CHA_41</b> EDMA channel 41	<b>41</b>
<b>#define EDMA_CHA_42</b> EDMA channel 42	<b>42</b>
<b>#define EDMA_CHA_43</b> EDMA channel 43	<b>43</b>
<b>#define EDMA_CHA_ICREVT</b> EDMA channel 44	<b>44</b>
<b>#define EDMA_CHA_ICXEVT</b> EDMA channel 45	<b>45</b>
<b>#define EDMA_CHA_46</b> EDMA channel 46	<b>46</b>
<b>#define EDMA_CHA_47</b> EDMA channel 47	<b>47</b>
<b>#define EDMA_CHA_GPINT0</b> EDMA channel 48	<b>48</b>
<b>#define EDMA_CHA_GPINT1</b> EDMA channel 49	<b>49</b>
<b>#define EDMA_CHA_GPINT2</b> EDMA channel 50	<b>50</b>
<b>#define EDMA_CHA_GPINT3</b> EDMA channel 51	<b>51</b>

---

<b>#define EDMA_CHA_GPINT4</b> EDMA channel 52	<b>52</b>
<b>#define EDMA_CHA_GPINT5</b> EDMA channel 53	<b>53</b>
<b>#define EDMA_CHA_GPINT6</b> EDMA channel 54	<b>54</b>
<b>#define EDMA_CHA_GPINT7</b> EDMA channel 55	<b>55</b>
<b>#define EDMA_CHA_GPINT8</b> EDMA channel 56	<b>56</b>
<b>#define EDMA_CHA_GPINT9</b> EDMA channel 57	<b>57</b>
<b>#define EDMA_CHA_GPINT10</b> EDMA channel 58	<b>58</b>
<b>#define EDMA_CHA_GPINT11</b> EDMA channel 59	<b>59</b>
<b>#define EDMA_CHA_GPINT12</b> EDMA channel 60	<b>60</b>
<b>#define EDMA_CHA_GPINT13</b> EDMA channel 61	<b>61</b>
<b>#define EDMA_CHA_GPINT14</b> EDMA channel 62	<b>62</b>
<b>#define EDMA_CHA_GPINT15</b> EDMA channel 63	<b>63</b>
<b>#define EDMA_CHA_ANY -1</b> Use this to open any EDMA channel	
<b>#define EDMA_CHA_CNT (_EDMA_CHA_CNT)</b> Number of EDMA channels	
<b>#define EDMA_HINV _EDMA_MK_HANDLE(0x00000000,0,0)</b> Invalid handle	
<b>#define EDMA_OPEN_ENABLE (0x00000002)</b> Enable flag passed to EDMA_open, enables the particular channel to service events	
<b>#define EDMA_OPEN_RESET (0x00000001)</b> Reset flag passed to EDMA_open API.	
<b>#define EDMA_TABLE_CNT (_EDMA_LINK_CNT)</b> Total number of PaRAM tables available	

---

**#define EDMA\_TCC\_SET 1**

Macro for EDMA transfer completion code interrupt

**#define NULL\_FUNC 0**

NULL function

**#define EDMA\_ATCC\_SET 1**

Macro for EDMA alternate transfer completion code interrupt

---

## 5.5 Typedefs

**typedef Uint32 EDMA\_Handle**

EDMA handle returned by EDMA\_open and EDMA\_allocTable

---

## Chapter 6

### EMIFA Module

---

---

---

#### Topics

<a href="#"><u>6. 1 Overview</u></a>
<a href="#"><u>6. 2 Functions</u></a>
<a href="#"><u>6. 3 Data Structures</u></a>
<a href="#"><u>6. 4 Enumerations</u></a>
<a href="#"><u>6. 5 Macros</u></a>
<a href="#"><u>6. 6 Typedefs</u></a>



---

## 6.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within EMIFA module. A 64-bit external memory interface which is capable of interfacing to asynchronous peripherals (including SRAM, ROM, and Flash).

The EMIF module has a simple API for configuring the EMIF registers.

The EMIF provides a glue less interface to external memory devices including SDR and a wide variety of asynchronous devices.

The EMIF features supports following functionality:

- SDRAM controller
- ASync controller
- Little endian operation
- Full rate operation

## 6.2 Functions

This section lists the functions available in the EMIFA module.

### 6.2.1 CSL\_emifaInit

**CSL\_Status** CSL\_emifaInit ( [CSL\\_EmifaContext](#) \* *pContext* )

#### Description

This is the initialization function for the EMIFA CSL. The function must be called before calling any other API from this CSL. This function does not modify any registers or check status. It returns status CSL\_SOK. It has been kept for future use.

#### Arguments

*pContext*      Pointer to module-context.Context information for the instance. As EMIFA doesn't have any context based information user is expected to pass NULL.

#### Return Value

CSL\_Status

- CSL\_SOK - Always returns

#### Pre Condition

This function should be called before using any of the CSL APIs.

#### Post Condition

The CSL for EMIFA is initialized.

#### Modifies

None

#### Example

```
CSL_Status status;
...
status = CSL_emifaInit(NULL);
...
```

### 6.2.2 CSL\_emifaOpen

[CSL\\_EmifaHandle](#) CSL\_emifaOpen ( [CSL\\_EmifaObj](#) \* *pEmifaObj*,  
CSL\_InstNum *emifaNum*,  
[CSL\\_EmifaParam](#) \* *pEmifaParam*,  
CSL\_Status \* *pStatus*  
)

#### Description

This function returns the handle to the EMIFA instance. The open call sets up the data structures

for the particular instance of EMIFA. The handle returned by this call is input argument for rest of the EMIFA CSL APIs.

### Arguments

<code>pEmifaObj</code>	Pointer to the EMIFA instance object
<code>emifaNum</code>	Instance of the EMIFA to be opened.
<code>pEmifaParam</code>	Pointer to module specific parameters
<code>pStatus</code>	Pointer for returning status of the function call

### Return Value

`CSL_EmifaHandle`

- Valid EMIFA instance handle will be returned if status value is equal to `CSL_SOK`.

### Pre Condition

`CSL_emifaInit()` must be called successfully before calling this function.

### Post Condition

1. The status is returned in the status variable. If status returned is

- `CSL_SOK` - Valid EMIFA handle is returned.
- `CSL_ESYS_FAIL` - The EMIFA instance is invalid.
- `CSL_ESYS_INVPARAMS` – The object structure is invalid.

2. EMIFA object structure is populated.

### Modifies

- The status variable
- EMIFA object structure

### Example:

```

CSL_Status          status;
CSL_EmifaObj        emifaObj;
CSL_EmifaHandle     hEmifa;

CSL_emifaInit(NULL);

hEmifa = CSL_emifaOpen( &emifaObj, CSL_EMIFA, NULL, &status);
...
```

## 6.2.3 CSL\_emifaClose

**CSL\_Status CSL\_emifaClose**                      ( [CSL\\_EmifaHandle](#)                      ***hEmifa***                      )

### Description

This function closes the specified instance of EMIFA. This is a module level close required to invalidate the module handle. The module handle must not be used after this API call.

### Arguments

---

<code>hEmifa</code>	Handle to the external memory interface instance
---------------------	--

**Return Value**
`CSL_Status`

- `CSL_SOK` - external memory interface close successful
- `CSL_ESYS_BADHANDLE` - The handle passed is invalid

**Pre Condition**

Both `CSL_emifaInit()` and `CSL_emifaOpen()` must be called successfully in order before calling `CSL_emifaClose()`.

**Post Condition**

The external memory interface CSL APIs cannot be called until the external memory interface CSL is reopened again using `CSL_emifaOpen()`.

**Modifies**

Obj structure values

**Example**

```

CSL_EmifaHandle  hEmifa;
CSL_Status       status;
//Initialize the Emifa CSL
...
//Open Emifa Module
...
status = CSL_emifaClose(hEmifa);
...

```

## 6.2.4 CSL\_emifaHwSetupRaw

<b>CSL_Status CSL_emifaHwSetupRaw</b>	(	<a href="#"><u>CSL_EmifaHandle</u></a> <i>hEmifa</i> , <a href="#"><u>CSL_EmifaConfig</u></a> * <i>config</i>	
	)		

**Description**

This function initializes the device registers with the register-values provided through the Config data structure. This configures registers based on a structure of register values, as compared to `HwSetup`, which configures registers based on structure of bit field values.

**Arguments**

<code>hEmifa</code>	Handle to the EMIFA external memory interface instance
<code>config</code>	Pointer to the config structure containing the device register values

**Return Value**
`CSL_Status`

- `CSL_SOK` - Configuration successful

- 
- CSL\_ESYS\_BADHANDLE - Invalid handle
  - CSL\_ESYS\_INVPARAMS - Configuration structure pointer is not properly initialized

**Pre Condition**

Both CSL\_emifaInit() and CSL\_emifaOpen() must be called successfully in order before calling this function.

**Post Condition**

The registers of the specified EMIFA instance will be setup according to the values passed through the Config structure.

**Modifies**

Hardware registers of the EMIFA

**Example**

```
CSL_EmifaHandle    hEmifa;
CSL_EmifaConfig    config = CSL_EMIFA_CONFIG_DEFAULTS;
CSL_Status          status;
...
status = CSL_emifaHwSetupRaw(hEmifa, &config);
...
```

## 6.2.5 CSL\_emifaHwSetup

```
CSL_Status CSL_emifaHwSetup ( CSL\_EmifaHandle          hEmifa,
                             CSL\_EmifaHwSetup * setup
                             )
```

**Description**

This function initializes the device registers with the appropriate values provided through the HwSetup data structure. For information passed through the HwSetup data structure, refer *CSL\_EmifaHwSetup*.

**Arguments**

hEmifa	Handle to the EMIFA external memory interface instance
setup	Pointer to setup structure which contains the information to program EMIFA to required state

**Return Value**

CSL\_Status

- CSL\_SOK - Hwsetup of EMIFA is successful
- CSL\_ESYS\_FAIL - Invalid access type (asynchronous and synchronous)
- CSL\_ESYS\_INVPARAMS - Parameters are not valid
- CSL\_ESYS\_BADHANDLE - Handle is not valid

**Pre Condition**

Both *CSL\_emifalnit()* and *CSL\_emifaOpen()* must be called successfully in order before calling this function.

#### Post Condition

EMIFA registers are configured according to the hardware setup parameters.

#### Modifies

EMIFA registers

#### Example:

```

CSL_EmifaHandle      hEmifa;
CSL_EmifaAsync       asyncMem = CSL_EMIFA_ASYNC_CFG_DEFAULTS;
CSL_EmifaAsyncWait   asyncWait = CSL_EMIFA_ASYNC_WAIT_DEFAULTS;
CSL_EmifaMemType     value;
CSL_EmifaHwSetup     hwSetup;
CSL_Status           status;

value.ssel           = 0;
value.async          = &asyncMem;
value.sync           = NULL;
hwSetup.asyncWait    = &asyncWait;
hwSetup.ceCfg[0]     = &value;
hwSetup.ceCfg[1]     = NULL;
hwSetup.ceCfg[2]     = NULL;
hwSetup.ceCfg[3]     = NULL;

//Initialize and Open the Emifa CSL
...
//Open Emifa Module
status = CSL_emifaHwSetup(hEmifa, &hwSetup);
...

```

## 6.2.6 CSL\_emifaGetHwSetup

**CSL\_Status CSL\_emifaGetHwSetup** ( [CSL\\_EmifaHandle](#) *hEmifa*,  
[CSL\\_EmifaHwSetup](#) \* *setup*  
**)**

#### Description

This function gets the current setup of the EMIFA. The status is returned through *CSL\_EmifaHwSetup*. The obtaining of status is the reverse operation of *CSL\_emifaHwSetup()* function.

#### Arguments

hEmifa	Handle to the EMIFA external memory interface instance
setup	Pointer to the hardware setup structure

#### Return Value

CSL\_Status

- 
- **CSL\_SOK** - Hardware status call is successful
  - **CSL\_ESYS\_FAIL** - Invalid access type (asynchronous and synchronous).
  - **CSL\_ESYS\_INVPARAMS** - Parameters are not valid
  - **CSL\_ESYS\_BADHANDLE** - Handle is not valid

**Pre Condition**

Both *CSL\_emifainit()* and *CSL\_emifaOpen()* must be called successfully in order before calling *CSL\_emifaGetHwSetup()*.

**Post Condition**

None

**Modifies**

Second parameter setup value

**Example:**

```
CSL_EmifaHandle    hEmifa;
CSL_Status         status;
CSL_EmifaHwSetup   hwSetup;
CSL_EmifaAsync     asyncMem;
CSL_EmifaMemType   value;
CSL_EmifaAsyncWait asyncWait;

value.ssel         = 0;
value.async        = &asyncMem;
value.sync         = NULL;
hwSetup.asyncWait  = &asyncWait;
hwSetup.ceCfg[0]   = &value;
hwSetup.ceCfg[1]   = NULL;
hwSetup.ceCfg[2]   = NULL;
hwSetup.ceCfg[3]   = NULL;

//Initialize the Emifa CSL
...
//Open Emifa Module
...
status = CSL_emifaGetHwSetup(hEmifa, &hwSetup);
...
```

## 6.2.7 CSL\_emifaHwControl

<b>CSL_Status</b>	<b>CSL_emifaHwControl</b>	(	<a href="#"><u>CSL_EmifaHandle</u></a>	<b><i>hEmifa,</i></b>
			<a href="#"><u>CSL_EmifaHwControlCmd</u></a>	<b><i>cmd,</i></b>
			<b>void *</b>	<b><i>arg</i></b>
		)		

**Description**

Control operations for the EMIFA. For a particular control operation, the pointer to the corresponding data type needs to be passed as argument HwControl function call. All the arguments (structure elements included) passed to the HwControl function are inputs. For the list of commands supported and argument type that can be *void\** casted and passed with a particular command refer to *CSL\_EmifaHwControlCmd*.

## Arguments

hEmifa	Handle to the EMIFA external memory interface instance
cmd	The command to this API indicates the action to be taken
arg	Optional argument as per the control command

## Return Value

CSL\_Status

- CSL\_SOK - Hardware control call is successful
- CSL\_ESYS\_INVCMD - Command is not valid
- CSL\_ESYS\_BADHANDLE - Handle is not valid

## Pre Condition

Both *CSL\_emifaInit()* and *CSL\_emifaOpen()* must be called successfully in order before calling *CSL\_emifaHwControl()* can be called. For the argument type that can be *void\** casted and passed with a particular command refer to *CSL\_EmifaHwControlCmd*.

## Post Condition

EMIFA registers are configured according to the command passed.

## Modifies

EMIFA registers

## Example:

```
CSL_EmifaHandle  hEmifa;
CSL_Status       status;
Uint8           command = 0xE0;
...
status = CSL_emifaHwControl(hEmifa,
                           CSL_EMIFA_CMD_PRIO_RAISE,
                           (void*) &command);
...
```

## 6.2.8 CSL\_emifaGetHwStatus

```
CSL_Status CSL_emifaGetHwStatus ( CSL\_EmifaHandle          hEmifa,
                                CSL\_EmifaHwStatusQuery query,
                                void *          response
                                )
```

## Description

This function is used to read the current device configuration, status flags and the value present associated registers. User should allocate memory for the said data type and pass its pointer as an unadorned *void\** argument to the status query call. For details about the various status queries supported and the associated data structure to record the response, refer to *CSL\_EmifaHwStatusQuery*.



---

**Arguments**

hEmifa	Handle to the EMIFA external memory interface instance
query	The query to this API which indicates the status to be returned
response	Placeholder to return the status. void* casted

**Return Value**

CSL\_Status

- CSL\_SOK - Successful on getting hardware status
- CSL\_ESYS\_INVQUERY - Query is not valid
- CSL\_ESYS\_BADHANDLE - Handle is not valid
- CSL\_ESYS\_INVPARAMS - The parameter passed is not valid

**Pre Condition**

Both *CSL\_emifaInit()* and *CSL\_emifaOpen()* must be called successfully in order before calling *CSL\_emifaGetHwStatus()* can be called. For the argument type that can be void\* casted and passed with a particular command refer to *CSL\_EmifaHwStatusQuery*.

**Post Condition**

None

**Modifies**

Third parameter response value

**Example:**

```

CSL_EmifaHandle  hEmifa;
CSL_Status       status;
Uint8           response;
...
status = CSL_emifaGetHwStatus(hEmifa,
                             CSL_EMIFA_QUERY_ENDIAN,
                             (void*) &response);
...

```

## 6.2.9 CSL\_emifaGetBaseAddress

```

CSL_Status CSL_emifaGetBaseAddress ( CSL_InstNum      emifaNum,
                                     CSL\_EmifaParam *  pEmifaParam,
                                     CSL\_EmifaBaseAddress * pBaseAddress
                                   )

```

**Description**

Function to get the base address of the peripheral instance. This function is used for getting the base address of the peripheral instance. This function will be called inside the *CSL\_emifaOpen()* function call. This function is open for re-implementing if the user wants to modify the base

---

address of the peripheral object to point to a different location and there by allow CSL initiated write/reads into peripheral MMRs go to an alternate location.

### Arguments

<code>emifaNum</code>	Specifies the instance of the EMIFA for which the base address is requested
<code>pEmifaParam</code>	Module specific parameters.
<code>pBaseAddress</code>	Pointer to the base address structure to return the base address details.

### Return Value

`CSL_Status`

- `CSL_SOK` - Successful, on getting the base address of EMIFA.
- `CSL_ESYS_FAIL` - The external memory interface instance is not available.
- `CSL_ESYS_INVPARAMS` - Invalid parameter

### Pre Condition

None.

### Post Condition

Base address structure is populated.

### Modifies

1. The status variable
2. Base address structure

### Example

```
CSL_Status          status;
CSL_EmifaBaseAddress baseAddress;
...
status = CSL_emifaGetBaseAddress(CSL_EMIFA, NULL, &baseAddress);
...
```

## 6.3 Data Structures

This section lists the data structures available in the EMIFA module.

### 6.3.1 CSL\_EmifaObj

#### Detailed Description

This Object contains the reference to the instance of EMIFA opened using the *CSL\_emifaOpen()*. The pointer to this is passed to all EMIFA CSL APIs. *CSL\_emifaOpen()* function initializes this structure based on the parameters passed.

#### Field Documentation

##### **CSL\_InstNum CSL\_EmifaObj::perNum**

This is the instance of EMIFA being referred to by this object

##### **CSL\_EmifaRegsOvly CSL\_EmifaObj::regs**

Pointer to the register overlay structure of the EMIFA

### 6.3.2 CSL\_EmifaConfig

#### Detailed Description

EMIFA config structure, which is used in *CSL\_emifaHwSetupRaw()* function. This is a structure of register values, rather than a structure of register field values like *CSL\_EmifaHwSetup*.

#### Field Documentation

##### **volatile Uint32 CSL\_EmifaConfig::AWCC**

Asynchronous Wait Cycle Configuration register

##### **volatile Uint32 CSL\_EmifaConfig::BPRIO**

Burst Priority Register

##### **volatile Uint32 CSL\_EmifaConfig::CE2CFG**

Chip Enable2 Configuration register

##### **volatile Uint32 CSL\_EmifaConfig::CE3CFG**

Chip Enable3 Configuration register

##### **volatile Uint32 CSL\_EmifaConfig::CE4CFG**

Chip Enable4 Configuration register

##### **volatile Uint32 CSL\_EmifaConfig::CE5CFG**

Chip Enable5 Configuration register

##### **volatile Uint32 CSL\_EmifaConfig::INTMSK**

Interrupt Masked Register

##### **volatile Uint32 CSL\_EmifaConfig::INTMSKCLR**

Interrupt Mask Clear Register

##### **volatile Uint32 CSL\_EmifaConfig::INTMSKSET**

Interrupt Mask Set Register

---

**volatile Uint32 CSL\_EmifaConfig::INTRAW**  
Interrupt Raw Register

### 6.3.3 CSL\_EmifaContext

#### Detailed Description

EMIFA specific context information. Present implementation doesn't have any Context information.

#### Field Documentation

#### Uint16 CSL\_EmifaContext::contextInfo

Context information of EMIFA external memory interface CSL passed as an argument to CSL\_emifaInit(). Present implementation of EMIFA CSL doesn't have any context information; hence assigned NULL. The declaration is just a placeholder for future implementation.

### 6.3.4 CSL\_EmifaHwSetup

#### Detailed Description

This has all the fields required to configure EMIFA at Power Up (after a Hardware Reset) or a Soft Reset. This structure is used to setup or obtain existing setup of EMIFA using CSL\_emifaHwSetup() and CSL\_emifaGetHwSetup() functions respectively.

#### Field Documentation

#### [CSL\\_EmifaAsyncWait](#)\* CSL\_EmifaHwSetup::asyncWait

Pointer to structure for configuring the Asynchronous Wait Cycle Configuration register

#### [CSL\\_EmifaMemType](#)\* CSL\_EmifaHwSetup::ceCfg[**NUMCHIPENABLE**]

Array of CSL\_EmifaMemType\* for configuring the Chip enable as Async or Sync memory type.

### 6.3.5 CSL\_EmifaParam

#### Detailed Description

Module specific parameters. Present implementation of EMIFA CSL doesn't have any module specific parameters.

#### Field Documentation

#### CSL\_BitMask16 CSL\_EmifaParam::flags

Bit mask to be used for module specific parameters. The declaration is just a placeholder for future implementation. Passed as an argument to CSL\_emifaOpen().

### 6.3.6 CSL\_EmifaBaseAddress

#### Detailed Description

This structure contains the base address information for the EMIFA instance.

#### Field Documentation

#### CSL\_EmifaRegsOvly CSL\_EmifaBaseAddress::regs

Base address of the configuration registers of the peripheral

### 6.3.7 CSL\_EmifaAsync

#### Detailed Description

EMIFA Async structure. The pointer to this structure is a member to the structure CSL\_EmifaMemType. CSL\_EmifaAsync structure holds the value to be programmed into CE Configuration register when ssel=0 (i.e. asynchronous).

#### Field Documentation

##### UInt8 CSL\_EmifaAsync::asize

Asynchronous Memory Size

##### UInt8 CSL\_EmifaAsync::asyncRdyEn

Asynchronous Ready Input Enable

##### UInt8 CSL\_EmifaAsync::rHold

Read Hold Width

##### UInt8 CSL\_EmifaAsync::rSetup

Read Setup Width

##### UInt8 CSL\_EmifaAsync::rStrobe

Read Strobe Width

##### UInt8 CSL\_EmifaAsync::selectStrobe

Select Strobe Mode Enable

##### UInt8 CSL\_EmifaAsync::weMode

Select WE Strobe Mode Enable

##### UInt8 CSL\_EmifaAsync::wHold

Write Hold Width

##### UInt8 CSL\_EmifaAsync::wSetup

Write Setup Width

##### UInt8 CSL\_EmifaAsync::wStrobe

Write Strobe Width

### 6.3.8 CSL\_EmifaSync

#### Detailed Description

EMIFA Sync structure. The pointer to this structure is a member to the structure CSL\_EmifaMemType. CSL\_EmifaSync structure holds the value to be programmed into CE Configuration register when ssel=1 (i.e. synchronous).

#### Field Documentation

##### UInt8 CSL\_EmifaSync::chipEnExt

Synchronous Memory Chip Enable Extend

##### UInt8 CSL\_EmifaSync::r\_ltncty

Synchronous Memory Read Latency

---

**UInt8 CSL\_EmifaSync::readByteEn**

Read Byte Enable enable

**UInt8 CSL\_EmifaSync::readEn**

Synchronous Memory Read Enable Mode

**UInt8 CSL\_EmifaSync::sbsize**

Synchronous Memory Device Size

**UInt8 CSL\_EmifaSync::w\_ltnCy**

Synchronous Memory Write Latency

### 6.3.9 CSL\_EmifaMemType

**Detailed Description**

EMIFA MemType structure. This structure defines the memory type of a particular chip enable. If a particular chip enable e.g. CE2 is to be configured as asynchronous memory, ssel must be 0, sync must be NULL and async must be a pointer to CSL\_EmifaAsync structure with the proper values configured.

**Field Documentation**
[CSL\\_EmifaAsync](#)\* **CSL\_EmifaMemType::async**

Pointer to structure of asynchronous type. The pointer value should be NULL if the chip select value is synchronous.

**UInt8 CSL\_EmifaMemType::ssel**

Synchronous/asynchronous memory select. Asynchronous memory mode when ssel is set to 0 and synchronous when ssel is 1.

[CSL\\_EmifaSync](#)\* **CSL\_EmifaMemType::sync**

Pointer to structure of synchronous type. The pointer value should be NULL if the chip select value is asynchronous.

### 6.3.10 CSL\_EmifaAsyncWait

**Detailed Description**

EMIFA AsyncWait structure. This structure is a structure member of CSL\_EmifaHwSetup. It holds the value to be programmed into Asynchronous Wait Cycle Configuration register. This is valid only for asynchronous (ssel = 0) memories.

**Field Documentation**
[CSL\\_EmifaAradyPol](#) **CSL\_EmifaAsyncWait::asyncRdyPol**

Asynchronous Ready Pin Polarity

**UInt8 CSL\_EmifaAsyncWait::maxExtWait**

Maximum Extended Wait cycles

**UInt8 CSL\_EmifaAsyncWait::turnArnd**

Turn Around cycles

---

### **6.3.11 CSL\_EmifaModIdRev**

**Detailed Description**

EMIFA Module ID and Revision structure. This structure is used for querying the EMIFA module ID and revision.

**Field Documentation****UInt8 CSL\_EmifaModIdRev::majRev**

EMIFA Major Revision

**UInt8 CSL\_EmifaModIdRev::minRev**

EMIFA Minor Revision

**UInt16 CSL\_EmifaModIdRev::modId**

EMIFA Module ID

## 6.4 Enumerations

This section lists the enumerations available in the EMIFA module.

### 6.4.1 CSL\_EmifaArdyPol

#### **enum CSL\_EmifaArdyPol**

Enumeration for bit field AP of Asynchronous Wait Cycle Configuration Register.

#### **Enumeration values:**

<i>CSL_EMIFA_ARDYPOL_LOW</i>	Strobe period extended when ARDY is low
<i>CSL_EMIFA_ARDYPOL_HIGH</i>	Strobe period extended when ARDY is high

### 6.4.2 CSL\_EmifaHwStatusQuery

#### **enum CSL\_EmifaHwStatusQuery**

Enumeration for queries passed to *CSL\_emifaGetHwStatus()* This is used to get the status of different operations.

#### **Enumeration values:**

<i>CSL_EMIFA_QUERY_REV_ID</i>	Get the EMIFA module ID and revision numbers <b>Parameters:</b> (CSL_EmifaModIdRev*)
<i>CSL_EMIFA_QUERY_ASYNC_TIMEOUT_EN</i>	Get Asynchronous Timeout status i.e. enabled or not <b>Parameters:</b> (UInt8*)
<i>CSL_EMIFA_QUERY_ASYNC_TIMEOUT_STATUS</i>	Get Asynchronous Timeout status in Interrupt Raw register <b>Parameters:</b> (UInt8*)
<i>CSL_EMIFA_QUERY_ENDIAN</i>	Gets the EMIFA EMIF Endianness <b>Parameters:</b> (UInt8*)

### 6.4.3 CSL\_EmifaHwControlCmd

#### **enum CSL\_EmifaHwControlCmd**

Enumeration for commands passed to *CSL\_emifaHwControl()*.

This is used to select the commands to control the operations existing setup of EMIFA. The arguments to be passed with each enumeration if any are specified next to the enumeration.



---

**Enumeration values:**

<i>CSL_EMIFA_CMD_ASYNC_TIMEOUT_CLEAR</i>	Clears Asyn Timeout interrupt: no argument <b>Parameters:</b> (None)
<i>CSL_EMIFA_CMD_ASYNC_TIMEOUT_DISABLE</i>	Disables Asyn Timeout interrupt: no argument <b>Parameters:</b> (None)
<i>CSL_EMIFA_CMD_ASYNC_TIMEOUT_ENABLE</i>	Enables Asyn Timeout interrupt: no argument <b>Parameters:</b> (None)
<i>CSL_EMIFA_CMD_PRIO_RAISE</i>	Number of memory transfers after which the EMIFA momentarily raises the priority of old commands in the VBUSM Command FIFO <b>Parameters:</b> (UInt8 *)

#### 6.4.4 CSL\_EmifaMemoryType

**enum CSL\_EmifaMemoryType**

Enumeration for bit field for memory type

**Enumeration values:**

<i>CSL_EMIFA_MEMTYPE_ASYNC</i>	Asynchronous memory type
<i>CSL_EMIFA_MEMTYPE_SYNC</i>	Synchronous memory type

## 6.5 Macros

```
#define CSL_EMIFA_ASYNC_CFG_DEFAULTS \
{ \
    (Uint8)CSL_EMIFA_ASYNC_CFG_SELECTSTROBE_DEFAULT, \
    (Uint8)CSL_EMIFA_ASYNC_CFG_WEMODE_DEFAULT, \
    (Uint8)CSL_EMIFA_ASYNC_CFG_ASYNCRDYEN_DEFAULT, \
    (Uint8)CSL_EMIFA_ASYNC_CFG_WSETUP_DEFAULT, \
    (Uint8)CSL_EMIFA_ASYNC_CFG_SSTROBE_DEFAULT, \
    (Uint8)CSL_EMIFA_ASYNC_CFG_WHOLD_DEFAULT, \
    (Uint8)CSL_EMIFA_ASYNC_CFG_RSETUP_DEFAULT, \
    (Uint8)CSL_EMIFA_ASYNC_CFG_RSTROBE_DEFAULT, \
    (Uint8)CSL_EMIFA_ASYNC_CFG_RHOLD_DEFAULT, \
    (Uint8)CSL_EMIFA_ASYNC_CFG_ASIZE_DEFAULT \
}
```

The default values for EMIFA CEConfig for Async structure.

```
#define CSL_EMIFA_ASYNC_CFG_SELECTSTROBE_DEFAULT 0x00
#define CSL_EMIFA_ASYNC_CFG_WEMODE_DEFAULT      0x00
#define CSL_EMIFA_ASYNC_CFG_ASYNCRDYEN_DEFAULT  0x00
#define CSL_EMIFA_ASYNC_CFG_WSETUP_DEFAULT      0x0F
#define CSL_EMIFA_ASYNC_CFG_SSTROBE_DEFAULT     0x3F
#define CSL_EMIFA_ASYNC_CFG_WHOLD_DEFAULT       0x07
#define CSL_EMIFA_ASYNC_CFG_RSETUP_DEFAULT      0x0F
#define CSL_EMIFA_ASYNC_CFG_RSTROBE_DEFAULT     0x3F
#define CSL_EMIFA_ASYNC_CFG_RHOLD_DEFAULT       0x07
#define CSL_EMIFA_ASYNC_CFG_ASIZE_DEFAULT       0x00
```

The default value for EMIFA CEConfig for Async structure

```
#define CSL_EMIFA_ASYNC_WAIT_DEFAULTS \
{ \
    (CSL_EmifaArdyPol)CSL_EMIFA_ARDYPOL_HIGH, \
    (Uint8)CSL_EMIFA_ASYNC_WAIT_MAXEXTWAIT_DEFAULT, \
    (Uint8)CSL_EMIFA_ASYNC_WAIT_TURNARND_DEFAULT \
}
```

The default values for EMIFA Async Wait structure.

```
#define CSL_EMIFA_ASYNC_WAIT_MAXEXTWAIT_DEFAULT 0x80
#define CSL_EMIFA_ASYNC_WAIT_TURNARND_DEFAULT  0x03
```

The default value for EMIFA Async Wait structure

```
#define CSL_EMIFA_CONFIG_DEFAULTS \
{ \
    (Uint32)CSL_EMIFA_CE2CFG_SSEL0_RESETVAL, \
    (Uint32)CSL_EMIFA_CE3CFG_SSEL0_RESETVAL, \
    (Uint32)CSL_EMIFA_CE4CFG_SSEL0_RESETVAL, \
    (Uint32)CSL_EMIFA_CE5CFG_SSEL0_RESETVAL, \
    (Uint32)CSL_EMIFA_AWCC_RESETVAL, \
    (Uint32)CSL_EMIFA_INTRAW_RESETVAL, \
    (Uint32)CSL_EMIFA_INTMSK_RESETVAL, \
    (Uint32)CSL_EMIFA_INTMSKSET_RESETVAL, \
    (Uint32)CSL_EMIFA_INTMSKCLR_RESETVAL, \
    (Uint32)CSL_EMIFA_BPRIOR_RESETVAL \
}
```

---

}

The default values for Config structure.

```
#define CSL_EMIFA_SYNCCFG_DEFAULTS \
{\
    (Uint8)CSL_EMIFA_SYNCCFG_READBYTEEN_DEFAULT, \
    (Uint8)CSL_EMIFA_SYNCCFG_CHIPENEXT_DEFAULT, \
    (Uint8)CSL_EMIFA_SYNCCFG_READEN_DEFAULT, \
    (Uint8)CSL_EMIFA_SYNCCFG_WLTNCY_DEFAULT, \
    (Uint8)CSL_EMIFA_SYNCCFG_RLTNCY_DEFAULT, \
    (Uint8)CSL_EMIFA_SYNCCFG_SBSIZE_DEFAULT \
}
```

The default values for EMIFA CEConfig for Sync structure.

```
#define CSL_EMIFA_SYNCCFG_READBYTEEN_DEFAULT 0x00
#define CSL_EMIFA_SYNCCFG_CHIPENEXT_DEFAULT 0x00
#define CSL_EMIFA_SYNCCFG_READEN_DEFAULT 0x00
#define CSL_EMIFA_SYNCCFG_WLTNCY_DEFAULT 0x00
#define CSL_EMIFA_SYNCCFG_RLTNCY_DEFAULT 0x00
#define CSL_EMIFA_SYNCCFG_SBSIZE_DEFAULT 0x00
```

The default values for EMIFA CEConfig for Sync structure

```
#define NUMCHIPENABLE 0x4
```

Total number of chip enables for Async/Sync memories

---

## 6.6 Typedefs

**typedef CSL\_EmifaObj \* CSL\_EmifaHandle**

This is a pointer to CSL\_EmifaObj and is passed as the first parameter to all EMIFA CSL APIs.

---

## Chapter 7

# GPIO Module

---

---

---

---

### Topics

<a href="#"><u>7. 1 Overview</u></a>
<a href="#"><u>7. 2 Functions</u></a>
<a href="#"><u>7. 3 Data Structures</u></a>
<a href="#"><u>7. 4 Enumerations</u></a>
<a href="#"><u>7. 5 Macros</u></a>
<a href="#"><u>7. 6 Typedefs</u></a>

---

## 7.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within GPIO module. General-purpose input/output port (GPIO) with programmable interrupt/event generation modes having 16-pins.

The GPIO peripheral provides 16 dedicated general-purpose pins that can be configured as either inputs or outputs. Each GPx pin configured as an input can directly trigger a CPU interrupt or a GPIO event. The properties and functionalities of the GPx pins are covered by a set of CSL APIs.

To use the GPIO pins, the user must first allocate a device using *CSL\_gpioOpen()*, and then configure the Global Control register to determine the peripheral mode by using the configuration structure.

## 7.2 Functions

This section lists the functions available in the GPIO module.

### 7.2.1 CSL\_gpioInit

**CSL\_Status** CSL\_gpioInit ( [CSL\\_GpioContext](#) \* *pContext* )

#### Description

This is the initialization function for the GPIO CSL. The function must be called before calling any other API from this CSL. This function does not modify any registers or check status. It returns status *CSL\_SOK*. It has been kept for future use.

#### Arguments

*pContext*      Pointer to module-context.Context information for the instance. As GPIO doesn't have any context based information user is expected to pass NULL.

#### Return Value

CSL\_Status

- *CSL\_SOK* - Always returns

#### Pre Condition

None

#### Post Condition

The CSL for GPIO is initialized

#### Modifies

None

#### Example

```
CSL_Status status;
...
status = CSL_gpioInit(NULL);
...
```

### 7.2.2 CSL\_gpioOpen

[CSL\\_GpioHandle](#) CSL\_gpioOpen ( [CSL\\_GpioObj](#) \* *pGpioObj*,  
CSL\_InstNum *gpioNum*,  
[CSL\\_GpioParam](#) \* *pGpioParam*,  
CSL\_Status \* *pStatus*  
)

#### Description

This function populates the peripheral data object for the GPIO instance and returns a handle to the instance. The open call sets up the data structures for the particular instance of GPIO device.

The device can be re-opened anytime after it has been normally closed if so required. The handle returned by this call is input as an essential argument for rest of the GPIO CSL APIs.

### Arguments

<code>pGpioObj</code>	Pointer to the GPIO instance object
<code>gpioNum</code>	Instance of the GPIO to which a handle is requested
<code>pGpioParam</code>	Pointer to module specific parameters
<code>pStatus</code>	Pointer for returning status of the function call

### Return Value

`CSL_GpioHandle`

- Valid GPIO instance handle will be returned if status value is equal to `CSL_SOK`.

### Pre Condition

The GPIO must be successfully initialized via `CSL_gpioInit()` before calling this function

### Post Condition

- GPIO object structure is populated
- The status is returned in the status variable. If status returned is

- `CSL_SOK` - Valid gpio handle is returned
- `CSL_ESYS_FAIL` - The gpio instance is invalid
- `CSL_ESYS_INVPARAMS` - Invalid parameter

### Modifies

- The status variable
- GPIO object structure is populated

### Example

```

CSL_Status      status;
CSL_GpioObj     gpioObj;
CSL_GpioHandle  hGpio;

//Initialize the gpio CSL
...
hGpio = CSL_gpioOpen(&gpioObj, CSL_GPIO, NULL, &status);
...
```

## 7.2.3 CSL\_gpioClose

**CSL\_Status CSL\_gpioClose** ( [CSL\\_GpioHandle](#) *hGpio* )

### Description

This function closes the specified instance of GPIO.

### Arguments



---

hGpio	Handle to the GPIO instance
-------	-----------------------------

**Return Value**

CSL\_Status

- CSL\_SOK - Close successful
- CSL\_ESYS\_BADHANDLE - Invalid handle

**Pre Condition**

Both *CSL\_gpioInit()* and *CSL\_gpioOpen()* must be called successfully in order before calling *CSL\_gpioClose()*.

**Post Condition**

The GPIO CSL APIs can not be called until the GPIO CSL is reopened again using *CSL\_gpioOpen()*.

**Modifies**

Obj structure values

**Example**

```

CSL_GpioHandle    hGpio;
CSL_Status        status;
CSL_GpioObj       gpioObj;
hGpio = CSL_gpioOpen(&gpioObj, CSL_GPIO, NULL, &status);
...

status = CSL_gpioClose(hGpio);
...
```

## 7.2.4 CSL\_gpioHwSetup

CSL_Status CSL_gpioHwSetup	(	<a href="#">CSL_GpioHandle</a>	<i>hGpio,</i>
		<a href="#">CSL_GpioHwSetup</a> *	<i>setup</i>
	)		

**Description**

It configures the gpio registers as per the values passed in the hardware setup structure. This is a dummy API . Its is left for future implementation.

**Arguments**

hGpio	Handle to the GPIO instance
setup	Pointer to hardware setup structure

**Return Value**

CSL\_Status

- CSL\_SOK - Always returns.

---

**Pre Condition**

Both *CSL\_gpioInit()* and *CSL\_gpioOpen()* must be called successfully in order before this function. The user has to allocate space for and fill in the main setup structure appropriately before calling this function.

**Post Condition**

GPIO registers are configured according to the hardware setup parameters.

**Modifies**

Registers of GPIO.

**Example**

```

CSL_GpioHandle    hGpio;
CSL_GpioObj       gpioObj;
CSL_GpioHwSetup   hwSetup;
CSL_Status        status;

hwSetup.extendSetup = NULL;
...
hGpio = CSL_gpioOpen(&gpioObj, CSL_GPIO, NULL, &status);
status = CSL_gpioHwSetup(hGpio, &hwSetup);
...

```

## 7.2.5 CSL\_gpioHwSetupRaw

```

CSL_Status CSL_gpioHwSetupRaw ( CSL\_GpioHandle      hGpio,
                               CSL\_GpioConfig * config
                               )

```

**Description**

This function initializes the device registers with the register-values provided through the Config Data structure. This configures registers based on a structure of register values, as compared to HwSetup, which configures registers based on structure of bit field values.

**Arguments**

<code>hGpio</code>	Handle to the Gpio instance
<code>config</code>	Pointer to config structure containing the device register values

**Return Value**

CSL\_Status

- CSL\_SOK - Configuration successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Configuration is not properly initialized

**Pre Condition**

Both *CSL\_gpioInit()* and *CSL\_gpioOpen()* must be called successfully in order before calling this function.

---

**Post Condition**

The registers of the specified GPIO instance will be setup according to value passed.

**Modifies**

Hardware registers of the GPIO.

**Example**

```

CSL_GpioHandle      hGpio;
CSL_GpioConfig      config = CSL_GPIO_CONFIG_DEFAULTS;
CSL_Status          status;
...
status = CSL_gpioHwSetupRaw(hGpio, &config);
...

```

## 7.2.6 CSL\_gpioGetHwSetup

```

CSL_Status CSL_gpioGetHwSetup      ( CSL\_GpioHandle          hGpio,
                                     CSL\_GpioHwSetup *      setup
                                     )

```

**Description**

This function gets the current setup of the GPIO. This is the reverse operation of *CSL\_gpioHwSetup()* function. This is a dummy API . Its is left for future implementation.

**Arguments**

<i>hGpio</i>	Handle to the GPIO instance
<i>setup</i>	Pointer to setup structure which contains the setup information of GPIO.

**Return Value**

CSL\_Status

- CSL\_SOK - Always returns.

**Pre Condition**

Both *CSL\_gpiolnit()* and *CSL\_gpioOpen()* must be called successfully in order before calling this function

**Post Condition**

None

**Modifies**

Second parameter setup value.

**Example**

```

CSL_GpioHandle      hGpio;
CSL_GpioHwSetup     setup;
CSL_Status          status;

```

```
...
status = CSL_gpioGetHwSetup(hGpio, &setup);
...
```

## 7.2.7 CSL\_gpioHwControl

```
CSL_Status CSL_gpioHwControl      ( CSL\_GpioHandle          hGpio,
                                   CSL\_GpioHwControlCmd cmd,
                                   void *          arg
                                   )
```

### Description

Control operations for the GPIO. For a particular control operation, the pointer to the corresponding data type needs to be passed as argument to HwControl function Call.

### Arguments

hGpio	Handle to the GPIO instance
cmd	The command to this API indicates the action to be taken on GPIO.
arg	Optional argument as per the control command.

### Return Value

CSL\_Status

- CSL\_SOK - Status info return successful.
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVCMD - Invalid command
- CSL\_EGPIO\_INVPARAM - Invalid pin number

### Pre Condition

Both *CSL\_gpiolnit()* and *CSL\_gpioOpen()* must be called successfully in order before calling this function

### Post Condition

GPIO registers are configured according to the command passed

### Modifies

The hardware registers of GPIO.

### Example

```
CSL_GpioHandle    hGpio;
CSL_Status        status;
CSL_GpioObj       gpioObj;
//Initialize the gpio CSL
...
hGpio = CSL_gpioOpen(&gpioObj, CSL_GPIO, NULL, &status);
...
status = CSL_gpioHwControl(hGpio, CSL_GPIO_CMD_BANK_INT_ENABLE,
```

---

```
NULL);
```

```
...
```

## 7.2.8 CSL\_gpioGetHwStatus

```
CSL_Status CSL_gpioGetHwStatus ( CSL\_GpioHandle          hGpio,
                                CSL\_GpioHwStatusQuery query,
                                void *                response
                                )
```

### Description

This function is used to read the current device configuration, status flags and the value present associated registers. For details about the various status queries supported and the associated data structure to record the response, refer to CSL\_GpioHwStatusQuery..

### Arguments

hGpio	Handle to the GPIO instance
query	The query to this API of GPIO which indicates the status to be returned.
response	Placeholder to return the status.

### Return Value

CSL\_Status

- CSL\_SOK - Hardware status call is successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVQUERY- Invalid Query
- CSL\_ESYS\_INVPARAMS – Invalid Parameters

### Pre Condition

Both *CSL\_gpioInit()* and *CSL\_gpioOpen()* must be called successfully in order before calling this function

### Post Condition

None

### Modifies

Third parameter, response value

### Example

```
CSL_GpioHandle    hGpio;
Uint32            response;
CSL_Status        status;
CSL_GpioObj       gpioObj;

//Initialize the gpio CSL
...
hGpio = CSL_gpioOpen(&gpioObj, CSL_GPIO, NULL, &status);
```

```
status = CSL_gpioGetHwStatus(hGpio, CSL_GPIO_QUERY_BINTEN_STAT,
                             &response);
...
```

## 7.2.9 CSL\_gpioGetBaseAddress

```
CSL_Status CSL_gpioGetBaseAddress ( CSL_InstNum      gpioNum,
                                   CSL\_GpioParam *  pGpioParam,
                                   CSL\_GpioBaseAddress * pBaseAddress
                                   )
```

### Description

Function to get the base address of the peripheral instance. This function is used for getting the base address of the peripheral instance. This function will be called inside the CSL\_gpioOpen() function call. This function is open for re-implementing if the user wants to modify the base address of the peripheral object to point to a different location and there by allow CSL initiated write/reads into peripheral MMRs go to an alternate location.

### Arguments

gpioNum	Specifies the instance of GPIO to be opened.
pGpioParam	Module specific parameters.
pBaseAddress	Pointer to baseaddress structure containing base address details.

### Return Value

CSL\_Status

- CSL\_SOK - Successfull on getting the base address of GPIO.
- CSL\_ESYS\_FAIL -The instance number is invalid.
- CSL\_ESYS\_INVPARAMS - Invalid Parameter

### Pre Condition

None

### Post Condition

Base Address structure is populated.

### Modifies

1. The status variable
2. Base address structure is modified.

### Example

```
CSL_Status      status;
CSL_GpioBaseAddress  baseAddress;
...
status = CSL_gpioGetBaseAddress(CSL_GPIO, NULL, &baseAddress);
```

## 7.3 Data Structures

This section lists the data structures available in the GPIO module.

### 7.3.1 CSL\_GpioObj

#### Detailed Description

This object contains the reference to the instance of GPIO opened using the *CSL\_gpioOpen()*. The pointer to this is passed to all GPIO CSL APIs. This structure has the fields required to configure GPIO. It should be initialized as per requirements of and passed on to the setup function

#### Field Documentation

##### **CSL\_InstNum CSL\_GpioObj::gpioNum**

This is the instance of GPIO being referred to by this object

##### **CSL\_GpioRegsOvly CSL\_GpioObj::regs**

Pointer to the register overlay structure of the GPIO

<b>UInt8 CSL_GpioObj::numPins</b>
-----------------------------------

This is the maximum number of pins supported by this instance of GPIO

### 7.3.2 CSL\_GpioConfig

#### Detailed Description

Config structure of GPIO. This is used to configure GPIO using *CSL\_gpioHwSetupRaw()* function. This is a structure of register values, rather than a structure of register field values like *CSL\_GpioHwSetup*.

#### Field Documentation

##### **volatile UInt32 CSL\_GpioConfig::BINTEN**

GPIO Interrupt Per-Bank Enable Register

##### **volatile UInt32 CSL\_GpioConfig::CLR\_DATA**

GPIO Clear Data Register

##### **volatile UInt32 CSL\_GpioConfig::CLR\_FAL\_TRIG**

GPIO Clear Falling Edge Interrupt Register

##### **volatile UInt32 CSL\_GpioConfig::CLR\_RIS\_TRIG**

GPIO Clear Rising Edge Interrupt Register

##### **volatile UInt32 CSL\_GpioConfig::DIR**

GPIO Direction Register

##### **volatile UInt32 CSL\_GpioConfig::OUT\_DATA**

GPIO Output Data Register

##### **volatile UInt32 CSL\_GpioConfig::SET\_DATA**

GPIO Set Data Register

##### **volatile UInt32 CSL\_GpioConfig::SET\_FAL\_TRIG**

GPIO Set Falling Edge Interrupt Register

**volatile Uint32 CSL\_GpioConfig::SET\_RIS\_TRIG**  
GPIO Set Rising Edge Interrupt Register

### 7.3.3 CSL\_GpioContext

#### Detailed Description

GPIO specific context information. Present implementation doesn't have any Context information.

#### Field Documentation

#### Uint16 CSL\_GpioContext::contextInfo

Context information of GPIO CSL passed as an argument to *CSL\_gpioInit()*. Present implementation of GPIO CSL doesn't have any context information; hence assigned NULL. The declaration is just a placeholder for future implementation.

### 7.3.4 CSL\_GpioParam

#### Detailed Description

GPIO specific parameters. Present implementation doesn't have any specific parameters.

#### Field Documentation

#### CSL\_BitMask16 CSL\_GpioParam::flags

Bit mask to be used for module specific parameters. The declaration is just a placeholder for future implementation.

### 7.3.5 CSL\_GpioHwSetup

#### Detailed Description

Input parameters for setting up GPIO during startup. This is just a placeholder as GPIO is a simple module, which doesn't require any setup

#### Field Documentation

#### void\* CSL\_GpioHwSetup::extendSetup

The extendSetup is just a placeholder for future implementation.

### 7.3.6 CSL\_GpioBaseAddress

#### Detailed Description

Base-address of the Configuration registers of GPIO.

#### Field Documentation

#### CSL\_GpioRegsOvly CSL\_GpioBaseAddress::regs

Base address of the configuration registers of the peripheral

### 7.3.7 CSL\_GpioPinConfig

#### Detailed Description

Input parameters for configuring a GPIO pin. This is used to configure the direction and edge detection.



---

**Field Documentation**

[CSL\\_GpioDirection](#) CSL\_GpioPinConfig::direction  
Direction for GPIO pin

[CSL\\_GpioPinNum](#) CSL\_GpioPinConfig::pinNum  
GPIO Pin Number

<a href="#">CSL_GpioTriggerType</a> CSL_GpioPinConfig::trigger GPIO pin edge detection
---

## 7.3.8 CSL\_GpioPinData

### Detailed Description

This is used for getting a specific pin status.

### Field Documentation

[CSL\\_GpioPinNum](#) CSL\_GpioPinData::pinNum  
Pin number for GPIO bank

**Int16** CSL\_GpioPinData::pinVal  
Pin value of the specified pin number

## 7.4 Enumerations

### 7.4.1 CSL\_GpioDirection

#### **enum CSL\_GpioDirection**

Enumeration for configuring GPIO pin direction.

##### **Enumeration values:**

<i>CSL_GPIO_DIR_OUTPUT</i>	Output pin
<i>CSL_GPIO_DIR_INPUT</i>	Input pin

### 7.4.2 CSL\_GpioTriggerType

#### **enum CSL\_GpioTriggerType**

Enumeration for configuring GPIO pin edge detection.

##### **Enumeration values:**

<i>CSL_GPIO_TRIG_CLEAR_EDGE</i>	No edge detection
<i>CSL_GPIO_TRIG_RISING_EDGE</i>	Rising edge detection
<i>CSL_GPIO_TRIG_FALLING_EDGE</i>	Falling edge detection
<i>CSL_GPIO_TRIG_DUAL_EDGE</i>	Dual edge detection

### 7.4.3 CSL\_GpioHwControlCmd

#### **enum CSL\_GpioHwControlCmd**

Enumeration for control commands passed to *CSL\_gpioHwControl()*.

This is the set of commands that are passed to the *CSL\_gpioHwControl()* with an optional argument type-casted to *void\**. The arguments to be passed with each enumeration (if any) are specified next to the enumeration.

##### **Enumeration values:**

<i>CSL_GPIO_CMD_BANK_INT_ENABLE</i>	Enables interrupt on bank. <b>Parameters:</b> ( None )
<i>CSL_GPIO_CMD_BANK_INT_DISABLE</i>	Disables interrupt on bank. <b>Parameters:</b> ( None )
<i>CSL_GPIO_CMD_CONFIG_BIT</i>	Configures GPIO pin direction and edge detection properties. <b>Parameters:</b> ( CSL_GpioPinConfig* )
<i>CSL_GPIO_CMD_SET_BIT</i>	Changes output state of GPIO pin to logic-1. <b>Parameters:</b> ( CSL_GpioPinNum* )

<i>CSL_GPIO_CMD_CLEAR_BIT</i>	Changes output state of GPIO pin to logic-0. <b>Parameters:</b> ( CSL_GpioPinNum*)
<i>CSL_GPIO_CMD_GET_INPUTBIT</i>	Gets the state of input pins on bank. The "data" field acts as output parameter reporting the input state of the GPIO pins on the bank. <b>Parameters:</b> ( CSL_BitMask16*)
<i>CSL_GPIO_CMD_GET_OUTDRVSTATE</i>	Gets the state of output pins on bank. The "data" field acts as output parameter reporting the output drive state of the GPIO pins on the bank. <b>Parameters:</b> ( CSL_BitMask16* )
<i>CSL_GPIO_CMD_GET_BIT</i>	Gets the state of input pin on bank. <b>Parameters:</b> ( CSL_GpioPinData*)
<i>CSL_GPIO_CMD_ENABLE_DISABLE_OUTBIT</i>	Changes output state of GPIO pin to logic-1 and logic-0 according to the parameter passed. <b>Parameters:</b> ( CSL_GpioPinData*)

## 7.4.4 CSL\_GpioHwStatusQuery

### enum CSL\_GpioHwStatusQuery

Enumeration for queries passed to *CSL\_GpioGetHwStatus()*.

This is used to get the status of different operations. The arguments to be passed with each enumeration if any are specified next to the enumeration.

#### Enumeration values:

<i>CSL_GPIO_QUERY_BINTEN_STAT</i>	Queries GPIO bank interrupt enable status. <b>Parameters:</b> ( CSL_BitMask16* )
-----------------------------------	--

## 7.4.5 CSL\_GpioPinNum

### enum CSL\_GpioPinNum

Enumeration used to specify the GPIO pin numbers

#### Enumeration values:

<i>CSL_GPIO_PIN0</i>	Gpio pin 0
<i>CSL_GPIO_PIN1</i>	Gpio pin 1
<i>CSL_GPIO_PIN2</i>	Gpio pin 2
<i>CSL_GPIO_PIN3</i>	Gpio pin 3
<i>CSL_GPIO_PIN4</i>	Gpio pin 4
<i>CSL_GPIO_PIN5</i>	Gpio pin 5

---

<i>CSL_GPIO_PIN6</i>	Gpio pin 6
<i>CSL_GPIO_PIN7</i>	Gpio pin 7
<i>CSL_GPIO_PIN8</i>	Gpio pin 8
<i>CSL_GPIO_PIN9</i>	Gpio pin 9
<i>CSL_GPIO_PIN10</i>	Gpio pin 10
<i>CSL_GPIO_PIN11</i>	Gpio pin 11
<i>CSL_GPIO_PIN12</i>	Gpio pin 12
<i>CSL_GPIO_PIN13</i>	Gpio pin 13
<i>CSL_GPIO_PIN14</i>	Gpio pin 14
<i>CSL_GPIO_PIN15</i>	Gpio pin 15

---

## 7.5 Macros

**#define CSL\_EGPIO\_INVPARAM CSL\_EGPIO\_FIRST**  
Value for invalid argument

```
#define CSL_GPIO_CONFIG_DEFAULTS \  
{      \  
    CSL_GPIO_BINTEN_RESETVAL ,      \  
    CSL_GPIO_DIR_RESETVAL ,          \  
    CSL_GPIO_OUT_DATA_RESETVAL ,     \  
    CSL_GPIO_SET_DATA_RESETVAL ,     \  
    CSL_GPIO_CLR_DATA_RESETVAL ,     \  
    CSL_GPIO_SET_RIS_TRIG_RESETVAL , \  
    CSL_GPIO_CLR_RIS_TRIG_RESETVAL , \  
    CSL_GPIO_SET_FAL_TRIG_RESETVAL , \  
    CSL_GPIO_CLR_FAL_TRIG_RESETVAL , \  
}
```

Default values for GPIO Config structure.

---

## 7.6 Typedefs

**typedef CSL\_GpioObj \* CSL\_GpioHandle**

This is a pointer to CSL\_GpioObj and is passed as the first parameter to all GPIO CSL APIs

---

## Chapter 8 HPI Module

---

---

---

### Topics

<a href="#"><u>8. 1 Overview</u></a>
<a href="#"><u>8. 2 Functions</u></a>
<a href="#"><u>8. 3 Data Structures</u></a>
<a href="#"><u>8. 4 Enumerations</u></a>
<a href="#"><u>8. 5 Macros</u></a>
<a href="#"><u>8.6 Typedefs</u></a>

---

## 8.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within HPI module. Host Port Interface supports 16-bit or 32-bit which is user configurable.

Host Port Interface (HPI) provides a parallel port through which an external host processor can access a CPU's memory space. The HPI enables a host device and CPU to exchange information via internal or external memory. Connectivity to the CPU's memory space is provided through the HPI's Vbus master interface. The Vbus master initiates CPU memory accesses through the EDMA. Dedicated address and Data registers (HPIA and HPID) within the HPI provide the data path between the external host interface and the Vbus master interface. A HPI control register (HPIC) is available to the host and the CPU for various configuration and interrupt functions.

The HPI module has a simple API for configuring the HPI registers. Functions are provided for reading HPI status bits and setting interrupt events. In this write and Read memory addresses can be accessed. A parallel interface that the CPU uses to communicate with a host processor.

HPI is an API module used for configuring the HPI registers. Functions are provided for reading HPI status bits and setting interrupt events.



## 8.2 Functions

This section lists the functions available in the HPI module.

### 8.2.1 CSL\_hpilnit

**CSL\_Status** CSL\_hpilnit ( [CSL\\_HpiContext](#)\* *pContext* )

#### Description

This is the initialization function for the HPI CSL. The function must be called before calling any other API from this CSL. This function does not modify any registers or check status. It returns status CSL\_SOK. It has been kept for future use.

#### Arguments

pContext	Pointer to module-context. As HPI doesn't have any context based information, user is expected to pass NULL.
----------	--

#### Return Value

CSL\_Status

- CSL\_SOK - Always returns

#### Pre Condition

None

#### Post Condition

The CSL for HPI is initialized.

#### Modifies

None

#### Example

```
CSL_Status      status;
...
status = CSL_hpiInit(NULL);
...
```

### 8.2.2 CSL\_hpiOpen

[CSL\\_HpiHandle](#) CSL\_hpiOpen ( [CSL\\_HpiObj](#)\* *pHpiObj*,  
 CSL\_InstNum *hpiNum*,  
[CSL\\_HpiParam](#)\* *pHpiParam*,  
 CSL\_Status\* *pStatus*  
 )

#### Description

This function returns the handle to the HPI controller instance. This handle is passed to all other CSL APIs.

## Arguments

pHpiObj	Pointer to the object that holds reference to the instance of HPI requested after the call.
hpiNum	Instance of HPI to which a handle is requested. There is only one instance of the HPI available. So, the value for this parameter will be CSL_HPI always.
pHpiParam	Pointer to module specific parameters.
pStatus	Status of the function call

## Return Value

CSL\_HpiHandle

- Valid HPI handle will be returned if status value is equal to CSL\_SOK.

## Pre Condition

The HPI must be successfully initialized via `CSL_hpiInit()` before calling this function

## Post Condition

1. The status is returned in the status variable. If status returned is

- CSL\_SOK - Valid HPI handle is returned
- CSL\_ESYS\_FAIL - The HPI instance is invalid
- CSL\_ESYS\_INVPARAMS - Invalid parameter

2. HPI object structure is populated.

## Modifies

- The status variable
- HPI object structure

## Example

```

CSL_Status      status;
CSL_HpiObj      hpiObj;
CSL_HpiHandle   hHpi;
...

hHpi = CSL_hpiOpen(&hpiObj, CSL_HPI, NULL, &status);
...
```

## 8.2.3 CSL\_hpiClose

**CSL\_Status CSL\_hpiClose**                      ( [CSL\\_HpiHandle](#)                      *hHpi*                      )

### Description

This function closes the specified instance of HPI.

---

**Arguments**

hHpi	Handle to the HPI
------	-------------------

**Return Value**

CSL\_Status

- CSL\_SOK - Close successful
- CSL\_ESYS\_BADHANDLE - Invalid handle

**Pre Condition**

Both CSL\_hpiInit() and CSL\_hpiOpen() must be called successfully in order before calling CSL\_hpiClose().

**Post Condition**

The HPI CSL APIs can not be called until the HPI CSL is reopened again using CSL\_hpiOpen().

**Modifies**

Obj structure values

**Example**

```

CSL_HpiHandle    hHpi;
CSL_Status       status;
...
status = CSL_hpiClose(hHpi);
...

```

## 8.2.4 CSL\_hpiHwSetup

CSL_Status CSL_hpiHwSetup	( <a href="#">CSL_HpiHandle</a>	<i>hHpi,</i>
	CSL_HpiHwSetup *	<i>hwSetup</i>
	)	

**Description**

It configures the HPI registers as per the values passed in the hardware setup structure.

**Arguments**

hHpi	Handle to the HPI
hwSetup	Pointer to hardware setup structure

**Return Value**

CSL\_Status

- CSL\_SOK - Hardware setup successful
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid
- CSL\_ESYS\_INVPARAMS - The parameter passed is invalid

---

**Pre Condition**

Both CSL\_hpiInit() and CSL\_hpiOpen() must be called successfully in order before calling this function.

**Post Condition**

HPI registers are configured according to the hardware setup parameters.

**Modifies**

HPI registers

**Example**

```
CSL_Status      status;
CSL_HpiHwSetup  hwSetup;
CSL_HpiHandle   hHpi;
hwSetup.hpiCtrl = (CSL_HpiCtrl)0x80;
...

status = CSL_hpiHwSetup(hHpi, &hwSetup);
...
```

## 8.2.5 CSL\_hpiHwControl

```
CSL_Status CSL_hpiHwControl      ( CSL\_HpiHandle           hHpi,
                                   CSL\_HpiHwControlCmd      cmd,
                                   void *                      arg
                                   )
```

**Description**

This function takes an input control command with an optional argument and accordingly controls the operation/configuration of HPI.

**Arguments**

hHpi	Handle to the HPI instance
cmd	The command to this API indicates the action to be taken on HPI.
arg	An optional argument.

**Return Value**

CSL\_Status

- CSL\_SOK - Command successful
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid
- CSL\_ESYS\_INVCMD - Invalid command
- CSL\_ESYS\_INVPARAMS – Invalid parameters

**Pre Condition**

CSL\_hpiInit() and CSL\_hpiOpen() must be called successfully in order before calling CSL\_hpiHwControl().

**Post Condition**

HPI registers are configured according to the command passed.

**Modifies**

The hardware registers of HPI.

**Example**

```

CSL_HpiHandle      hHpi;
CSL_Status          status;
CSL_HpiHwControlCmd cmd = CSL_HPI_CMD_SET_HINT;

...

status = CSL_hpiHwControl(hHpi, cmd, NULL);
...

```

## 8.2.6 CSL\_hpiGetHwStatus

```

CSL_Status CSL_hpiGetHwStatus ( CSL\_HpiHandle          hHpi,
                                CSL\_HpiHwStatusQuery       query,
                                void *                       response
                                )

```

**Description**

Gets the status of the different operations of HPI.

**Arguments**

hHpi	Handle to the HPI instance
query	The query to this API of HPI which indicates the status to be returned.
response	Placeholder to return the status.

**Return Value**

CSL\_Status

- CSL\_SOK - Query successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVQUERY - The Query passed is invalid
- CSL\_ESYS\_INVPARAMS - Invalid parameter

**Pre Condition**

CSL\_hpiInit() and CSL\_hpiOpen() must be called successfully in order before calling CSL\_hpiGetHwStatus().

**Post Condition**

None

**Modifies**

Third parameter response value

**Example**

```

CSL_HpiHandle      hHpi;
CSL_HpiHwStatusQuery query = CSL_HPI_QUERY_HRDY;
Uint32             response;
CSL_Status          status;
...

status = CSL_hpiGetHwStatus(hHpi, query, &response);
...

```

## 8.2.7 CSL\_hpiHwSetupRaw

**CSL\_Status CSL\_hpiHwSetupRaw** ( [CSL\\_HpiHandle](#) *hHpi*,  
**CSL\_HpiConfig \*** *config*  
**)**

**Description**

This function initializes the device registers with the register-values provided through the Config data structure. This configures registers based on a structure of register values, as compared to HwSetup, which configures registers based on structure of bit field values.

**Arguments**

<i>hHpi</i>	Handle to the HPI instance
<i>config</i>	Pointer to Config structure

**Return Value**

CSL\_Status

- CSL\_SOK - Configuration successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Configuration is not properly initialized

**Pre Condition**

CSL\_hpiInit() and CSL\_hpiOpen() must be called successfully in order before calling CSL\_hpiHwSetupRaw().

**Post Condition**

The registers of the specified HPI instance will be setup according to input configuration structure values.

**Modifies**

Hardware registers of the specified HPI instance.

**Example**

```

CSL_HpiHandle      hHpi;
CSL_HpiConfig      config = CSL_HPI_CONFIG_DEFAULTS;

```

---

```

    CSL_Status      status;
    ...

    status = CSL_hpiHwSetupRaw(hHpi, &config);
    ...

```

## 8.2.8 CSL\_hpiGetHwSetup

```

CSL_Status CSL_hpiGetHwSetup      ( CSL\_HpiHandle      hHpi,
                                   CSL_HpiHwSetup *      hwSetup
                                   )

```

### Description

It retrieves the hardware setup parameters of the HPI specified by the given handle.

### Arguments

<code>hHpi</code>	Handle to the hpi
<code>hwSetup</code>	Pointer to the hardware setup structure

### Return Value CSL\_Status

- `CSL_SOK` - Retrieving the hardware setup parameters is successful
- `CSL_ESYS_BADHANDLE` - The handle is passed is invalid
- `CSL_ESYS_INVPARAMS` - Invalid parameter

### Pre Condition

`CSL_hpiInit()` and `CSL_hpiOpen()` must be called successfully in order before calling `CSL_hpiGetHwSetup()`.

### Post Condition

The hardware setup structure is populated with the hardware setup parameters.

### Modifies

`hwSetup` variable

### Example

```

    CSL_HpiHandle    hHpi;
    CSL_HpiHwSetup    hwSetup;
    CSL_Status        status;
    ...

    status = CSL_hpiGetHwSetup(hHpi, &hwSetup);
    ...

```

## 8.2.9 CSL\_hpiGetBaseAddress

```
CSL_Status CSL_hpiGetBaseAddress ( CSL_InstNum      hpiNum,
                                   CSL\_HpiParam *    pHpiParam,
                                   CSL\_HpiBaseAddress * pBaseAddress
                                   )
```

### Description

Function to get the base address of the peripheral instance. This function is used for getting the base address of the peripheral instance. This function will be called inside the CSL\_hpiOpen() function call. This function is open for re-implementing if the user wants to modify the base address of the peripheral object to point to a different location and there by allow CSL initiated write/reads into peripheral. MMRs go to an alternate location.

### Arguments

<code>hpiNum</code>	Specifies the instance of the hpi to be opened.
<code>pHpiParam</code>	Pointer to module specific parameters.
<code>pBaseAddress</code>	Pointer to base address structure containing base address details.

### Return Value

CSL\_Status

- CSL\_SOK - Successful, on getting the base address of HPI.
- CSL\_ESYS\_FAIL - The instance number is invalid.
- CSL\_ESYS\_INVPARAMS - Invalid parameter

### Pre Condition

None

### Post Condition

Base address structure is populated.

### Modifies

1. The status variable
2. Base address structure is modified.

### Example

```
CSL_Status      status;
CSL_HpiBaseAddress  baseAddress;
...

status = CSL_hpiGetBaseAddress(CSL_HPI, NULL, &baseAddress);
...
```



## 8.3 Data Structures

This section lists the data structures available in the HPI module.

### 8.3.1 CSL\_HpiObj

#### Detailed Description

This structure/object holds the context of the instance of HPI opened using CSL\_hpiOpen() function. Pointer to this object is passed as HPI Handle to all HPI CSL APIs. CSL\_hpiOpen() function initializes this structure based on the parameters passed.

#### Field Documentation

##### **CSL\_HpiRegsOvly CSL\_HpiObj::regs**

Pointer to the register overlay structure of the HPI

##### **CSL\_InstNum CSL\_HpiObj::hpiNum**

Instance of HPI being referred by this object

### 8.3.2 CSL\_HpiConfig

#### Detailed Description

Config-structure used to configure the HPI using CSL\_hpiHwSetupRaw(). This is a structure of register values, rather than a structure of register field values like CSL\_HpiHwSetup.

##### **volatile UInt32 CSL\_HpiConfig::PWREMU\_MGMT**

Power and Emulation Management Register

##### **volatile UInt32 CSL\_HpiConfig::HPIC**

Host Port Interface Control Register

##### **volatile UInt32 CSL\_HpiConfig::HPIAW**

Host Port Interface Write Address Register

##### **volatile UInt32 CSL\_HpiConfig::HPIAR**

Host Port Interface Read Address Register

### 8.3.3 CSL\_HpiContext

#### Detailed Description

HPI specific context information. Present implementation of HPI CSL doesn't have any context information.

#### Field Documentation

##### **UInt32 CSL\_HpiContext::contextInfo**

Context information of HPI CSL. The declaration is just a placeholder for future implementation.

### 8.3.4 CSL\_HpiParam

#### Detailed Description

HPI specific parameters. Present implementation of HPI CSL doesn't have any module specific parameters.

---

**Field Documentation**
**CSL\_BitMask32 CSL\_HpiParam::flags**

Bit mask to be used for module specific parameters. The declaration is just a placeholder for future implementation.

### 8.3.5 CSL\_HpiHwSetup

**Detailed Description**

The structure contains the HPI hardware setup.

**Field Documentation**
**UInt32 CSL\_HpiHwSetup::emu**

Emulation Mode parameter

[CSL\\_HpiAddrCfg](#) **CSL\_HpiHwSetup::hpiAddr**

Host port Interface Read & Write Address Register

[CSL\\_HpiCtrl](#) **CSL\_HpiHwSetup::hpiCtrl**

Host port Interface control Register

### 8.3.6 CSL\_HpiBaseAddress

**Detailed Description**

This structure contains the base-address information for the peripheral instance of the HPI.

**Field Documentation**
**CSL\_HpiRegsOvly CSL\_HpiBaseAddress::regs**

Base-address of the configuration registers of the HPI peripheral

### 8.3.7 CSL\_HpiAddrCfg

**Detailed Description**

Structure configures Host Port Interface Write and Read Address.

**Field Documentation**
**UInt32 CSL\_HpiAddrCfg::hpiReadAddr**

Host Port Interface Read Address

**UInt32 CSL\_HpiAddrCfg::hpiWrtAddr**

Host Port Interface Write Address

## 8.4 Enumerations

This section lists the enumerations available in the HPI module.

### 8.4.1 CSL\_HpiHwStatusQuery

**enum CSL\_HpiHwStatusQuery**

Enumeration for hardware status query commands

**Enumeration values:**

<i>CSL_HPI_QUERY_HRDY</i>	Query the current value of Host Ready. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_HPI_QUERY_FETCH</i>	Query the current value of HPI Fetch. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_HPI_QUERY_HPI_RST</i>	Query the current value of HPI Reset. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_HPI_QUERY_HWOB_STAT</i>	Query the current value of Half-word ordering status. <b>Parameters:</b> ( <i>Uint32 *</i> )

### 8.4.2 CSL\_HpiHwControlCmd

**enum CSL\_HpiHwControlCmd**

**Enumeration values:**

<i>CSL_HPI_CMD_SET_DSP_INT</i>	Sets the HPIC Host-to-DSP Interrupt. <b>Parameters:</b> ( <i>None</i> )
<i>CSL_HPI_CMD_RESET_DSP_INT</i>	Reset the HPIC Host-to-DSP Interrupt. <b>Parameters:</b> ( <i>None</i> )
<i>CSL_HPI_CMD_SET_HINT</i>	Sets the HPIC DSP-to-Host Interrupt. <b>Parameters:</b> ( <i>None</i> )
<i>CSL_HPI_CMD_RESET_HINT</i>	Reset the HPIC DSP-to-Host Interrupt. <b>Parameters:</b> ( <i>None</i> )

### 8.4.3 CSL\_HpiCtrl

**enum CSL\_HpiCtrl**

The control commands of HPI.

---

**Enumeration values:**

<i>CSL_HPI_HWOB</i>	Half-word Ordering Bit
<i>CSL_HPI_DSP_INT</i>	Host-to-DSP Interrupt
<i>CSL_HPI_HINT</i>	DSP-to-Host Interrupt
<i>CSL_HPI_HRDY</i>	Host Ready
<i>CSL_HPI_FETCH</i>	Host Fetch
<i>CSL_HPI_RESET</i>	CPU Core Reset
<i>CSL_HPI_HPI_RST</i>	HPI Reset
<i>CSL_HPI_HWOB_STAT</i>	Half-word ordering bit status
<i>CSL_HPI_DUAL_HPIA</i>	Dual HPIA mode configuration bit
<i>CSL_HPI_HPIA_RW_SEL</i>	HPIA register select bit

---

## 8.5 Macros

```
#define CSL_HPI_CONFIG_DEFAULTS \
{ \
    CSL_HPI_PWEMU_MGMT_RESETVAL, \
    CSL_HPI_HPIC_RESETVAL, \
    CSL_HPI_HPIAW_RESETVAL, \
    CSL_HPI_HPIAR_RESETVAL \
}
```

Default values for Config structure

---

## 8.6 Typedefs

**typedef CSL\_HpiObj \* CSL\_HpiHandle**

This data type is used to return the handle to the CSL of the HPI.

---

## Chapter 9 I2C Module

---

---

---

### Topics

<a href="#"><u>9. 1 Overview</u></a>
<a href="#"><u>9. 2 Functions</u></a>
<a href="#"><u>9. 3 Data Structures</u></a>
<a href="#"><u>9. 4 Enumerations</u></a>
<a href="#"><u>9. 5 Macros</u></a>
<a href="#"><u>9. 6 Typedefs</u></a>

---

## **9.1 Overview**

This chapter describes the Functions, Data Structures, Enumerations and Macros within I2C module. The I2C ports allows the DSP to easily control peripheral devices and communicate with a host processor.

The inter-integrated circuit (I2C) module provides an interface between a DSP and other devices of Inter-IC bus (I2C-bus).



## 9.2 Functions

This section lists the functions available in the I2C module.

### 9.2.1 CSL\_i2cInit

**CSL\_Status** **CSL\_i2cInit** ( [CSL\\_I2cContext](#) \* *pContext* )

#### Description

This is the initialization function for the I2C CSL. The function must be called before calling any other API from this CSL. This function does not modify any registers or check status. It returns status CSL\_SOK. It has been kept for future use.

#### Arguments

pContext	Context information for the instance. As I2C doesn't have any context based information user is expected to pass NULL.
----------	--

#### Return Value

CSL\_Status

- CSL\_SOK - Always returns

#### Pre Condition

None

#### Post Condition

The CSL for I2C is initialized

#### Modifies

None

#### Example

```
CSL_Status      status;
...
status = CSL_i2cInit(NULL);
...
```

### 9.2.2 CSL\_i2cOpen

[CSL\\_I2cHandle](#) **CSL\_i2cOpen** ( [CSL\\_I2cObj](#) \* *pl2cObj*,  
**CSL\_InstNum** *i2cNum*,  
[CSL\\_I2cParam](#) \* *pl2cParam*,  
**CSL\_Status** \* *pStatus*  
)

#### Description

This function populates the peripheral data object for the instance and returns a handle to the

instance. The open call sets up the data structures for the particular instance of I2C device. The device can be re-opened anytime after it has been normally closed if so required. The handle returned by this call is input argument for rest of the I2C CSL APIs.

### Arguments

<code>pI2cObj</code>	Pointer to the I2C instance object
<code>i2cNum</code>	Instance of the I2C to be opened.
<code>pI2cParam</code>	Pointer to module specific parameters
<code>pStatus</code>	Pointer for returning status of the function call

### Return Value

`CSL_I2cHandle`

- Valid I2C handle will be returned if status value is equal to `CSL_SOK`.

### Pre Condition

`CSL_i2cInit()` must be called successfully.

### Post Condition

1. The status is returned in the status variable. If status returned is

- `CSL_SOK` - Valid I2C instance handle will be returned.
- `CSL_ESYS_INVPARAMS` – Invalid parameter.
- `CSL_ESYS_FAIL` – The I2C instance is invalid.

2. I2C object structure is populated.

### Modifies

- The status variable
- I2C object structure

### Example:

```
CSL_Status      status;
CSL_I2cObj      i2cObj;
CSL_I2cHandle   hI2c;
...
hI2c = CSL_i2cOpen(&i2cObj, CSL_I2C, NULL, &status);
...
```

## 9.2.3 CSL\_i2cClose

**CSL\_Status CSL\_i2cClose** ( [CSL\\_I2cHandle](#) **hI2c** )

### Description

This function closes the specified instance of I2C.

### Arguments

<code>hI2c</code>	Handle to the I2C
-------------------	-------------------

---

**Return Value**

CSL\_Status

- CSL\_SOK - Close Successful
- CSL\_ESYS\_BADHANDLE - Invalid handle

**Pre Condition**

Both *CSL\_i2cInit()* and *CSL\_i2cOpen()* must be called successfully in order before calling *CSL\_i2cClose()*.

**Post Condition**

The I2C CSL APIs can not be called until the I2C CSL is reopened again using *CSL\_i2cOpen()*.

**Modifies**

Obj structure values

**Example**

```
CSL_I2cHandle    hI2c;
CSL_Status       status;
...
status = CSL_i2cClose(hI2c);
...
```

## 9.2.4 CSL\_i2cHwSetup

```
CSL_Status CSL_i2cHwSetup ( CSL\_I2cHandle          hI2c,
                           CSL\_I2cHwSetup *      setup
                           )
```

**Description**

This function initializes the device registers with the appropriate values provided through the HwSetup Data structure. After the Setup is completed, the device is ready for operation. For information passed through the HwSetup Data structure, refer *CSL\_I2cHwSetup*.

**Arguments**

hI2c	Handle to the I2C
setup	Pointer to the setup structure which contains the setup information of I2C

**Return Value**

CSL\_Status

- CSL\_SOK - HwSetup successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Invalid parameter

**Pre Condition**

Both *CSL\_i2cInit()* and *CSL\_i2cOpen()* must be called successfully in order before calling this function. The user has to allocate space for and fill in the main setup structure appropriately before calling this function.

**Post Condition**

I2C registers are configured according to the hardware setup parameters.

**Modifies**

I2C registers will be setup according to value passed.

**Example**

```
CSL_I2cHandle  hI2c;
CSL_I2cHwSetup hwSetup;
CSL_Status     status;

...
hwSetup.mode      = CSL_I2C_MODE_MASTER;
hwSetup.dir       = CSL_I2C_DIR_TRANSMIT;
hwSetup.addrMode  = CSL_I2C_ADDRSZ_SEVEN;
hwSetup.sttbyteen = CSL_I2C_STB_DISABLE;

status = CSL_i2cHwSetup(hI2c, &hwSetup);
...
```

## 9.2.5 CSL\_i2cGetHwSetup

```
CSL_Status CSL_i2cGetHwSetup ( CSL\_I2cHandle          hI2c,
                               CSL\_I2cHwSetup *          setup
                               )
```

**Description**

This function gets the current setup of the I2C. The status is returned through *CSL\_I2cHwSetup*. The operation of obtaining the status is reverse operation of *CSL\_I2cHwSetup()* function.

**Arguments**

<i>hI2c</i>	Handle to the I2C
<i>setup</i>	Pointer to the hardware setup structure

**Return Value**

CSL\_Status

- CSL\_SOK - Retrieving the hardware setup parameters is successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Invalid parameter

**Pre Condition**

Both *CSL\_i2cInit()* and *CSL\_i2cOpen()* must be called successfully in order before calling this function.

**Post Condition**

The hardware setup structure is populated with the hardware setup parameters.

---

**Modifies**

Second Parameter setup value

**Example**

```
CSL_Status status;
CSL_I2cHandle hI2c;
CSL_I2cHwSetup hwSetup;
...
status = CSL_i2cGetHwSetup(hI2c, &hwSetup);
...
```

## 9.2.6 CSL\_i2cHwControl

```
CSL_Status CSL_i2cHwControl      ( CSL\_I2cHandle           hI2c,
                                   CSL\_I2cHwControlCmd      cmd,
                                   void *                          arg
                                   )
```

**Description**

Control operations for the I2C. For a particular control operation, the pointer to the corresponding data type need to be passed as argument to HwControl function call. For the list of commands supported and argument type that can be *void\** casted and passed with a particular command refer to *CSL\_I2cHwControlCmd*.

**Arguments**

<code>hI2c</code>	Handle to the I2C instance
<code>cmd</code>	The command to this API indicates the action to be taken on I2C
<code>arg</code>	An optional argument

**Return Value**

CSL\_Status

- CSL\_SOK - Command successful.
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVCMD - Invalid command
- CSL\_ESYS\_INVPARAMS - Invalid parameter

**Pre Condition**

Both *CSL\_i2cInit()* and *CSL\_i2cOpen()* must be called successfully in order before calling this function.

**Post Condition**

I2C registers are configured according to the command passed

**Modifies**

The hardware registers of I2C.

---

**Example**

```

CSL_I2cHandle      hI2c;
CSL_I2cHwControlCmd cmd = CSL_I2C_CMD_SET_SLAVE_ADDR;
UInt16             arg = 0x3FF;
CSL_Status          status;
...
status = CSL_i2cHwControl(hI2c, cmd, &arg);
...

```

## 9.2.7 CSL\_i2cRead

```

CSL_Status CSL_i2cRead          ( CSL\_I2cHandle          hI2c,
                                void *                          buf
                                )

```

**Description**

This function reads I2C data.

**Arguments**

<code>hI2c</code>	Handle to I2C instance
<code>buf</code>	Buffer to store the data read

**Return Value**

CSL\_Status

- CSL\_SOK – Read operation Successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Invalid parameter

**Pre Condition**

Both *CSL\_i2cInit()* and *CSL\_i2cOpen()* must be called successfully in order before calling this function.

**Post Condition**

None

**Modifies**

None

**Example:**

```

UInt8          outData;
CSL_Status      status;
CSL_I2cHandle  hI2c;
...
/* Define I2C object and HwSetup structure and
   initialize the same */
...

/* Init, Open, HwSetup successfully done in that order */
...

```

```
status = CSL_i2cRead(hI2c, &outData);
...
```

## 9.2.8 CSL\_i2cWrite

```
CSL_Status CSL_i2cWrite          ( CSL\_I2cHandle          hI2c,
                                   void *                    buf
                                   )
```

### Description

This function writes the specified data into I2C data register.

### Arguments

<i>hI2c</i>	Handle to I2C instance
<i>buf</i>	Data to be written

### Return Value

CSL\_Status

- CSL\_SOK – Write success (does not verify written data)
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Invalid parameter

### Pre Condition

Both *CSL\_i2cInit()* and *CSL\_i2cOpen()* must be called successfully in order before calling this function.

### Post Condition

Data is written to I2C data register

### Modifies

I2C register

### Example:

```
Uint8      inData;
CSL_Status status;
CSL_I2cHandle hI2c;
...

/* Define I2C object and HwSetup structure and
   initialize the same */
...
/* I2C Init, Open, HwSetup successfully done in order */
...
inData= 0x65;

status = CSL_i2cWrite(hI2c, & inData);
...
```

## 9.2.9 CSL\_i2cHwSetupRaw

```
CSL_Status CSL_i2cHwSetupRaw ( CSL\_I2cHandle          hI2c,
                               CSL\_I2cConfig *        config
                               )
```

### Description

This function initializes the device registers with the register-values provided through the Config Data structure. This configures registers based on a structure of register values, as compared to HwSetup, which configures registers based on structure of bit field values.

### Arguments

<code>hI2c</code>	Handle to the I2C
<code>config</code>	Pointer to config structure

### Return Value

CSL\_Status

- CSL\_SOK - Configuration successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Configuration is not properly initialized

### Pre Condition

Both *CSL\_i2cInit()* and *CSL\_i2cOpen()* must be called successfully in order before calling this function.

### Post Condition

The registers of the specified I2C instance will be setup according to value passed.

### Modifies

Hardware registers of the specified I2C instance.

### Example

```
CSL_I2cHandle    hI2c;
CSL_I2cConfig    config = CSL_I2C_CONFIG_DEFAULTS;
CSL_Status       status;
...
status = CSL_i2cHwSetupRaw(hI2c, &config);
...
```

## 9.2.10 CSL\_i2cGetHwStatus

```
CSL_Status CSL_i2cGetHwStatus ( CSL\_I2cHandle          hI2c,
                                CSL\_I2cHwStatusQuery      query,
                                void *                    response
                                )
```

### Description

This function is used to read the current device configuration, status flags and the value present



associated registers. For various status queries supported and the associated data structure to record the response refer *CSL\_I2cHwStatusQuery*. User should allocate memory for the said data type and pass its pointer as an unadorned void\* argument to the status query call. .

### Arguments

hI2c	Handle to the I2C instance
query	The query to this API of I2C which indicates the status to be returned.
response	Placeholder to return the status.

### Return Value

CSL\_Status

- CSL\_SOK - Hardware status call is successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVQUERY - Invalid query command
- CSL\_ESYS\_INVPARAMS - Invalid parameter

### Pre Condition

Both *CSL\_i2cInit()* and *CSL\_i2cOpen()* must be called successfully in order before calling *CSL\_i2cGetHwStatus()*.

### Post Condition

None

### Modifies

Third parameter, response value

### Example

```

CSL_I2cHandle      hI2c;
CSL_I2cHwStatusQuery query = CSL_I2C_QUERY_TX_RDY;
Uint32             response;
CSL_Status          status;
...

status = CSL_i2cGetHwStatus(hI2c, query, &response);
...

```

## 9.2.11 CSL\_i2cGetBaseAddress

```

CSL_Status CSL_i2cGetBaseAddress ( CSL_InstNum      i2cNum,
                                   CSL\_I2cParam *  pl2cParam,
                                   CSL\_I2cBaseAddress * pBaseAddress
                                   )

```

### Description

Function to get the base address of the peripheral instance. This function is used for getting the base address of the peripheral instance. This function will be called inside the *CSL\_i2cOpen()*

---

function call. This function is open for re-implementing if the user wants to modify the base address of the peripheral object to point to a different location and there by allow CSL initiated write/reads into peripheral MMRs go to an alternate location.

### Arguments

<code>i2cNum</code>	Specifies the instance of I2C to be opened.
<code>pI2cParam</code>	Module specific parameters.
<code>pBaseAddress</code>	Pointer to baseaddress structure containing base address details.

### Return Value

`CSL_Status`

- `CSL_SOK` - Successful on getting the base address of I2C
- `CSL_ESYS_FAIL` - The instance number is invalid.
- `CSL_ESYS_INVPARAMS` - Invalid Parameter

### Pre Condition

None

### Post Condition

Base address structure is populated

### Modifies

1. The status variable
2. Base address structure is modified.

### Example

```

CSL_Status          status;
CSL_I2cBaseAddress  baseAddress;
...
status = CSL_i2cGetBaseAddress(CSL_I2C, NULL, &baseAddress);
...

```

## 9.3 Data Structures

This section lists the data structures available in the I2C module.

### 9.3.1 CSL\_I2cObj

#### Detailed Description

This object contains the reference to the instance of I2C opened using the *CSL\_i2cOpen()*. The pointer to this is passed to all I2C CSL APIs.

#### Field Documentation

##### **CSL\_InstNum CSL\_I2cObj::perNum**

This is the instance of I2C being referred by this object

##### **CSL\_I2cRegsOvly CSL\_I2cObj::regs**

The register overlay structure of I2C.

### 9.3.2 CSL\_I2cConfig

#### Detailed Description

I2C Configuration Structure is used to configure I2C using *CSL\_i2cHwSetupRaw()* function. This is a structure of register values, rather than a structure of register field values like *CSL\_I2cHwSetup*.

#### Field Documentation

##### **volatile Uint32 CSL\_I2cConfig::ICCLKH**

I2C Clock High Register

##### **volatile Uint32 CSL\_I2cConfig::ICCLKL**

I2C Clock Low Register

##### **volatile Uint32 CSL\_I2cConfig::ICCNT**

I2C Data Count Register

##### **volatile Uint32 CSL\_I2cConfig::ICDXR**

I2C Data Transmit Register

##### **volatile Uint32 CSL\_I2cConfig::ICEMDR**

I2C Extended Mode Register

##### **volatile Uint32 CSL\_I2cConfig::ICIMR**

I2C Interrupt Mask Register

##### **volatile Uint32 CSL\_I2cConfig::ICIVR**

I2C Interrupt vector register

##### **volatile Uint32 CSL\_I2cConfig::ICMDR**

I2C Data Receive Register

##### **volatile Uint32 CSL\_I2cConfig::ICOAR**

I2C Own Address Register

---

**volatile Uint32 CSL\_I2cConfig::ICPSC**  
I2C Pre-scalar Register

**volatile Uint32 CSL\_I2cConfig::ICSAR**  
I2C Slave Address Register

**volatile Uint32 CSL\_I2cConfig::ICSTR**  
I2C Status Register

### 9.3.3 CSL\_I2cContext

#### Detailed Description

I2C specific context information. Present implementation doesn't have any Context information.

#### Field Documentation

**Uint16 CSL\_I2cContext::contextInfo**

Context information of I2C. The declaration is just a placeholder for future implementation.

### 9.3.4 CSL\_I2cParam

#### Detailed Description

I2C specific parameters. Present implementation of I2C CSL doesn't have any module specific parameters.

#### Field Documentation

**CSL\_BitMask16 CSL\_I2cParam::flags**

Bit mask to be used for module specific parameters. The declaration is just a placeholder for future implementation.

### 9.3.5 CSL\_I2cClkSetup

#### Detailed Description

The clock setup structure has all the fields required to configure the I2C clock.

#### Field Documentation

**Uint32 CSL\_I2cClkSetup::clkhighdiv**

High time period of the clock

**Uint32 CSL\_I2cClkSetup::clklowdiv**

Low time period of the clock

**Uint32 CSL\_I2cClkSetup::prescalar**

Pre-scalar to the input clock

### 9.3.6 CSL\_I2cHwSetup

#### Detailed Description

This has all the fields required to configure I2C at Power Up (After a Hardware Reset) or a Soft Reset. This structure is used to setup or obtain existing setup of I2C using *CSL\_i2cHwSetup()* and *CSL\_i2cGetHwSetup()* functions respectively.

---

**Field Documentation**
**Uint32 CSL\_I2cHwSetup::ackMode**

ACK mode while receiver: 0==> ACK Mode, 1==> NACK Mode

**Uint32 CSL\_I2cHwSetup::addrMode**

Addressing Mode :0==> 7-bit Mode, 1==> 10-bit Mode

**Uint32 CSL\_I2cHwSetup::bcm**

I2C Backward Compatibility Mode : 0 ==> Not compatible, 1 ==> Compatible

**[CSL\\_I2cClkSetup](#)\* CSL\_I2cHwSetup::clksetup**

Prescalar, Clock Low and Clock High for Clock Setup

**Uint32 CSL\_I2cHwSetup::dir**

Transmitter Mode or Receiver Mode: 1==> Transmitter Mode, 0 ==> Receiver Mode

**Uint32 CSL\_I2cHwSetup::freeDataFormat**

Free Data Format of I2C: 0 ==>Free data format disable, 1 ==> Free data format enable

**Uint32 CSL\_I2cHwSetup::inten**

Interrupt Enable mask The mask can be for one interrupt or OR of multiple interrupts.

**Uint32 CSL\_I2cHwSetup::loopBackMode**

DLBack mode of I2C (master tx-er only): 0 ==> No loopback, 1 ==> Loopback Mode

**Uint32 CSL\_I2cHwSetup::mode**

Master or Slave Mode: 1==> Master Mode, 0==> Slave Mode

**Uint32 CSL\_I2cHwSetup::ownaddr**

Address of the own device

**Uint32 CSL\_I2cHwSetup::repeatMode**

Repeat Mode of I2C: 0==> No repeat mode 1==> Repeat mode

**Uint32 CSL\_I2cHwSetup::resetMode**

I2C Reset Mode: 0==> Reset, 1==> Out of reset

**Uint32 CSL\_I2cHwSetup::runMode**

Run mode of I2C: 0==> No Free Run, 1==> Free Run mode

**Uint32 CSL\_I2cHwSetup::sttbyteen**

Start Byte Mode: 1 ==> Start Byte Mode, 0 ==> Normal Mode

### 9.3.7 CSL\_I2cBaseAddress

**Detailed Description**

This structure contains the base address information for I2C peripheral instance.

**Field Documentation**
**CSL\_I2cRegsOvly CSL\_I2cBaseAddress::regs**

Base address of the Configuration registers of I2C.

## 9.4 Enumerations

This section lists the enumerations available in the I2C module.

### 9.4.1 CSL\_I2cHwStatusQuery

#### **enum CSL\_I2cHwStatusQuery**

Enumeration for queries passed to *CSL\_i2cGetHwStatus()*.

This is used to get the status of different operations or to get the existing setup of I2C.

#### **Enumeration values:**

<i>CSL_I2C_QUERY_CLOCK_SETUP</i>	To get current clock setup parameters. <b>Parameters:</b> ( <i>CSL_I2cClkSetup *</i> )
<i>CSL_I2C_QUERY_BUS_BUSY</i>	To get the Bus Busy status information. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_I2C_QUERY_RX_RDY</i>	To get the Receive Ready status information. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_I2C_QUERY_TX_RDY</i>	To get the Transmit Ready status information. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_I2C_QUERY_ACS_RDY</i>	To get the Register Ready status information. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_I2C_QUERY_SCD</i>	To get the Stop Condition Data bit information. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_I2C_QUERY_AD0</i>	To get the Address Zero (General Call) detection status. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_I2C_QUERY_RSFULL</i>	To get the Receive overflow status information. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_I2C_QUERY_XSMT</i>	To get the Transmit underflow status information. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_I2C_QUERY_AAS</i>	To get the Address as Slave bit information. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_I2C_QUERY_AL</i>	To get the Arbitration Lost status information. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_I2C_QUERY_RDONE</i>	To get the Reset Done status bit information. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_I2C_QUERY_BITCOUNT</i>	To get number of bits of next byte to be received or

---

	transmitted.
	<b>Parameters:</b> ( <i>Uint32*</i> )
<i>CSL_I2C_QUERY_INTCODE</i>	To get the interrupt code for the interrupt that occurred.
	<b>Parameters:</b> ( <i>Uint32*</i> )
<i>CSL_I2C_QUERY_SDIR</i>	To get the slave direction.
	<b>Parameters:</b> ( <i>Uint32*</i> )
<i>CSL_I2C_QUERY_NACKSNT</i>	To get the acknowledgement status.
	<b>Parameters:</b> ( <i>Uint32*</i> )

## 9.4.2 CSL\_I2cHwControlCmd

### enum CSL\_I2cHwControlCmd

Enumeration for queries passed to *CSL\_i2cHwControl()*.

This is used to select the commands to control the operations existing setup of I2C. The arguments to be passed with each enumeration if any are specified next to the enumeration.

#### Enumeration values:

<i>CSL_I2C_CMD_ENABLE</i>	Command to enable the I2C module.
	<b>Parameters:</b> ( <i>None</i> )
<i>CSL_I2C_CMD_RESET</i>	Command to reset the I2C.
	<b>Parameters:</b> ( <i>None</i> )
<i>CSL_I2C_CMD_OUTOFRESET</i>	Command to make the I2C out of reset.
	<b>Parameters:</b> ( <i>None</i> )
<i>CSL_I2C_CMD_CLEAR_STATUS</i>	Command to clear the status bits. The argument next to the command specifies the status bit to be cleared. The status bit can be: <i>CSL_I2C_CLEAR_AL</i> , <i>CSL_I2C_CLEAR_NACK</i> , <i>CSL_I2C_CLEAR_ARDY</i> , <i>CSL_I2C_CLEAR_RRDY</i> , <i>CSL_I2C_CLEAR_XRDY</i> , <i>CSL_I2C_CLEAR_GC</i> .
	<b>Parameters:</b> ( <i>None</i> )
<i>CSL_I2C_CMD_SET_SLAVE_ADDR</i>	Command to set the address of the Slave device.
	<b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_I2C_CMD_SET_DATA_COUNT</i>	Command to set the Data Count.
	<b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_I2C_CMD_START</i>	Command to set the start condition.
	<b>Parameters:</b> ( <i>None</i> )

---

<i>CSL_I2C_CMD_STOP</i>	Command to set the stop condition. <b>Parameters:</b> <i>(None)</i>
<i>CSL_I2C_CMD_DIR_TRANSMIT</i>	Command to set the transmission mode. <b>Parameters:</b> <i>(None)</i>
<i>CSL_I2C_CMD_DIR_RECEIVE</i>	Command to set the receiver mode. <b>Parameters:</b> <i>(None)</i>
<i>CSL_I2C_CMD_RM_ENABLE</i>	Command to set the Repeat Mode. <b>Parameters:</b> <i>(None)</i>
<i>CSL_I2C_CMD_RM_DISABLE</i>	Command to disable the Repeat Mode. <b>Parameters:</b> <i>(None)</i>
<i>CSL_I2C_CMD_DLB_ENABLE</i>	Command to enable the loop back mode. <b>Parameters:</b> <i>(None)</i>
<i>CSL_I2C_CMD_DLB_DISABLE</i>	Command to disable the loop back mode. <b>Parameters:</b> <i>(None)</i>



---

## 9.5 Macros

**#define CSL\_I2C\_ACK\_DISABLE (1)**

For enabling the tx of a NACK to the TX-ER, while in the RECEIVER mode

**#define CSL\_I2C\_ACK\_ENABLE (0)**

For enabling the tx of a ACK to the TX-ER, while in the RECEIVER mode

**#define CSL\_I2C\_ACS\_NOT\_READY (0)**

For indicating that the Access ready signal is low

**#define CSL\_I2C\_ACS\_READY (1)**

For indicating that the Access ready signal is high

**#define CSL\_I2C\_ADDRSZ\_SEVEN (0)**

For setting the 7-bit Addressing Mode for I2C

**#define CSL\_I2C\_ADDRSZ\_TEN (1)**

For setting the 10-bit Addressing Mode

**#define CSL\_I2C\_ARBITRATION\_LOST (1)**

For indicating Arbitration Lost signal is set

**#define CSL\_I2C\_BCM\_DISABLE (0)**

For disabling the Backward Compatibility mode of I2C

**#define CSL\_I2C\_BCM\_ENABLE (1)**

For enabling the Backward Compatibility mode of I2C

**#define CSL\_I2C\_BUS\_BUSY (1)**

For indicating that the bus is busy

**#define CSL\_I2C\_BUS\_NOT\_BUSY (0)**

For indicating that the bus is not busy

**#define CSL\_I2C\_CLEAR\_AL 0x1**

Clear the Arbitration Lost status bit

**#define CSL\_I2C\_CLEAR\_ARDY 0x4**

Clear the Register access ready status bit

**#define CSL\_I2C\_CLEAR\_NACK 0x2**

Clear the No acknowledge status bit

**#define CSL\_I2C\_CLEAR\_RRDY 0x8**

Clear the Receive ready status bit

**#define CSL\_I2C\_CLEAR\_SCD 0x20**

Clear the Stop Condition Detect status bit

**#define CSL\_I2C\_CLEAR\_XRDY 0x10**

Clear the Transmit ready status bit

---

```
#define CSL_I2C_CONFIG_DEFAULTS \
{ \
```

```
    CSL_I2C_ICOAR_RESETVAL,    \
    CSL_I2C_ICIMR_RESETVAL,    \
    CSL_I2C_ICSTR_RESETVAL,    \
    CSL_I2C_ICCLKL_RESETVAL,   \
    CSL_I2C_ICCLKH_RESETVAL,   \
    CSL_I2C_ICCNT_RESETVAL,    \
    CSL_I2C_ICSAR_RESETVAL,    \
    CSL_I2C_ICDXR_RESETVAL,    \
    CSL_I2C_ICMDR_RESETVAL,    \
    CSL_I2C_ICIVR_RESETVAL,    \
    CSL_I2C_ICEMDR_RESETVAL,   \
    CSL_I2C_ICPSC_RESETVAL,    \

```

```
}
```

Default Values for Config structure

**#define CSL\_I2C\_DIR\_RECEIVE (0)**

For setting the RECEIVER Mode for I2C

**#define CSL\_I2C\_DIR\_TRANSMIT (1)**

For setting the TRANSMITTER Mode for I2C

**#define CSL\_I2C\_DLB\_DISABLE (0)**

For disabling DLB mode of I2C (applicable only in case of MASTER TX-ER)

**#define CSL\_I2C\_DLB\_ENABLE (1)**

For enabling DLB mode of I2C (applicable only in case of MASTER TX-ER)

**#define CSL\_I2C\_FDF\_DISABLE (0)**

For disabling the Free Data Format of I2C

**#define CSL\_I2C\_FDF\_ENABLE (1)**

For enabling the Free Data Format of I2C

**#define CSL\_I2C\_FREE\_MODE\_DISABLE (0)**

For disabling the free run mode of the I2C

**#define CSL\_I2C\_FREE\_MODE\_ENABLE (1)**

For enabling the free run mode of the I2C

**#define CSL\_I2C\_IRS\_DISABLE (1)**

For taking the I2C out of Reset

**#define CSL\_I2C\_IRS\_ENABLE (0)**

For putting the I2C in Reset

**#define CSL\_I2C\_MODE\_MASTER (1)**

For setting the MASTER Mode for I2C

**#define CSL\_I2C\_MODE\_SLAVE (0)**

For setting the SLAVE Mode for I2C

**#define CSL\_I2C\_RECEIVE\_OVERFLOW (1)**

For indicating Receive overflow signal is set

---

**#define CSL\_I2C\_REPEAT\_MODE\_DISABLE (0)**

For disabling the Repeat Mode of the I2C

**#define CSL\_I2C\_REPEAT\_MODE\_ENABLE (1)**

For enabling the Repeat Mode of the I2C

**#define CSL\_I2C\_RESET\_DONE (1)**

For indicating the completion of Reset

**#define CSL\_I2C\_RESET\_NOT\_DONE (0)**

For indicating the non-completion of Reset

**#define CSL\_I2C\_RX\_NOT\_READY (0)**

For indicating that the Receive ready signal is low

**#define CSL\_I2C\_RX\_READY (1)**

For indicating that the Receive ready signal is high

**#define CSL\_I2C\_SINGLE\_BYTE\_DATA (1)**

For indicating Single Byte Data signal is set

**#define CSL\_I2C\_STB\_DISABLE (0)**

For Disabling the Start Byte Mode for I2C(Normal Mode)

**#define CSL\_I2C\_STB\_ENABLE (1)**

For Enabling the Start Byte Mode for I2C

**#define CSL\_I2C\_TRANSMIT\_UNDERFLOW (1)**

For indicating Transmit underflow signal is set

**#define CSL\_I2C\_TX\_NOT\_READY (0)**

For indicating that the Transmit ready signal is low

**#define CSL\_I2C\_TX\_READY (1)**

For indicating that the Transmit ready signal is high

---

## 9.6 Typedefs

**typedef CSL\_I2cObj \* CSL\_I2cHandle**

Handle to the I2C object Handle is used in all accesses to the device parameters.

---

## Chapter 10 INTC Module

---

---

---

### Topics

<a href="#"><u>10.1 Overview</u></a>
<a href="#"><u>10.2 Functions</u></a>
<a href="#"><u>10.3 Data Structures</u></a>
<a href="#"><u>10.4 Enumerations</u></a>
<a href="#"><u>10.5 Macros</u></a>
<a href="#"><u>10.6 Typedefs</u></a>

---

## 10.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within INTC module.

The CPU has one exception input, one non-maskable interrupt, 12 maskable interrupts, and two dedicated emulation interrupts. The Interrupt Controller supports up to 128 system events. There are 128 system events that act as inputs to the Interrupt Controller. They consist of both internally-generated events (within the megamodule) and chip-level events. In addition to these 128 events, INTC also receives (and routes straight through to the CPU) the non-maskable and reset events. From these event inputs, the Interrupt Controller outputs signals to the CPU:

- One maskable, hardware exception (EXCEP)
- Twelve maskable hardware interrupts (INT4 ... INT15)
- One non-maskable signal which can be used as either an interrupt or exception (NMI)
- One reset signal (RESET)

**NOTE:** The CSL 3.0 INTC module is delivered as a separate library from the remaining CSL modules. When using an embedded operating system that contains interrupt controller/dispatcher support, do not link in the INTC library. For interrupt controller support, DSP/BIOS users should use the HWI (Hardware Interrupt) and ECM (Event Combiner Manager) modules supported under DSP/BIOS v5.21 or later.

## 10.2 Functions

This section lists the functions available in the INTC module.

### 10.2.1 CSL\_intcInit

**CSL\_Status** CSL\_intcInit ( [CSL\\_IntcContext](#) \* *pContext* )

#### Description

This is the initialization function for the INTC CSL. This function must be called before calling any other API from this CSL. The context should be initialized such that numEvtEntries is equal to the number of records capable of being held in the eventhandlerRecord.

#### Arguments

*pContext*                      Pointer to module-context structure.

#### Return Value

CSL\_Status

- CSL\_SOK - Always returns

#### Pre Condition

The context should be initialized such that numEvtEntries is equal to the number of records capable of being held in the eventhandlerRecord.

#### Post Condition

CPU interrupt table is initialized. Also initializes allocation mask, event offset map and event handler record.

#### Modifies

None

#### Example

```
CSL_IntcContext context;
CSL_IntcEventHandlerRecord recordTable[10];

context.numEvtEntries = 10;
context.eventhandlerRecord = recordTable;

// Init Module
...
if (CSL_intcInit(&context) != CSL_SOK) {
    exit (1);
}
...
```

### 10.2.2 CSL\_intcOpen

[CSL\\_IntcHandle](#) CSL\_intcOpen ( [CSL\\_IntcObj](#) \* *intcObj*,

---

[CSL\\_IntcEventId](#)                      *eventId,*

[CSL\\_IntcParam](#) \*                      *param,*

**CSL\_Status \***                      *status*

)

### Description

The API would reserve an interrupt-event for use. It returns a valid handle to the event only if the event is not currently allocated. The user could release the event after use by calling CSL\_intcClose(). The CSL-object ('intcObj') that the user passes would be used to store information pertaining handle.

### Arguments

intcObj	Pointer to the CSL-object allocated by the user
eventId	The event-id of the interrupt
param	Pointer to the Intc specific parameter
status	Pointer for returning status of the function call

### Return Value

CSL\_IntcHandle

- Valid INTC handle identifying the event

### Pre Condition

The INTC must be successfully initialized via CSL\_intcInit() before calling this function.

### Post Condition

- INTC object structure is populated
- The status is returned in the status variable. If status returned is

- CSL\_SOK - Valid intc handle is returned
- CSL\_ESYS\_FAIL - The open failed
- CSL\_INTC\_BADHANDLE - Invalid handle

### Modifies

- The status variable
- INTC object structure

### Example:

```
CSL_IntcObj          intcObj20;
CSL_IntcHandle        hIntc20;
CSL_IntcGlobalEnableState state;

CSL_IntcContext        context;
CSL_Status             intStat;
CSL_IntcParam          vectId;

context.numEvtEntries = 0;
```



---

```

context.eventhandlerRecord = NULL;

// Init Module
CSL_intcInit(&context);

// NMI Enable
CSL_intcGlobalNmiEnable();

// Enable Global Interrupts
intStat = CSL_intcGlobalEnable(&state);

// Opening a handle for the Event 20 at vector id 4

vectId = CSL_INTC_VECTID_4;
hIntc20 = CSL_intcOpen(&intcObj20, CSL_INTC_EVENTID_RIOINT0,
                      &vectId,
                      NULL);

// Close handle
CSL_intcClose(hIntc20);
...

```

### 10.2.3 CSL\_intcClose

**CSL\_Status CSL\_intcClose** ( [CSL\\_IntcHandle](#) *hIntc* )

#### Description

This intc handle can no longer be used to access the event. The event is de-allocated and further access to the event resources are possible only after opening the event object again.

#### Arguments

*hIntc*                      Handle identifying the event

#### Return Value

CSL\_Status

- CSL\_SOK - Close successful
- CSL\_INTC\_BADHANDLE - The handle passed is invalid

#### Pre Condition

Functions CSL\_intcInit() and CSL\_intcOpen() have to be called in that order successfully before calling this function.

#### Post Condition

1. CPU interrupt could be used again
2. The intc CSL APIs can not be called until the intc CSL is reopened again using CSL\_intcOpen().

#### Modifies

CSL\_intcObj structure values

#### Example

---

```

CSL_IntcContext      context;
CSL_Status           intStat;
CSL_IntcParam        vectId;
CSL_IntcObj          intcObj20;
CSL_IntcHandle        hIntc20;
CSL_IntcEventHandlerRecord recordTable[10];

context.numEvtEntries = 10;
context.eventHandlerRecord = recordTable;

// Init Module
...
if (CSL_intcInit(&context) != CSL_SOK) {
    exit (1);
}

// Opening a handle for the Event 20 at vector id 4

vectId = CSL_INTC_VECTID_4;
hIntc20 = CSL_intcOpen(&intcObj20,
                      CSL_INTC_EVENTID_RIOINT0,
                      &vectId, \
                      NULL);

// Close handle
intStat = CSL_intcClose(hIntc20);
...

```

## 10.2.4 CSL\_intcPlugEventHandler

**CSL\_Status** CSL\_intcPlugEventHandler( [CSL\\_IntcHandle](#) *hIntc*,  
[CSL\\_IntcEventHandlerRecord](#) \* *eventHandlerRecord*  
 )

### Description

Associate an event-handler with an event CSL\_intcPlugEventHandler(..) ties an event-handler to an event; so that the occurrence of the event, would result in the event-handler being invoked.

### Arguments

<i>hIntc</i>	Handle identifying the interrupt-event
<i>eventHandlerRecord</i>	Provides the details of the event-handler

### Return Value **CSL\_Status**

- **CSL\_SOK** - Successful completion of PlugEventHandler
- **CSL\_ESYS\_FAIL** - Non completion of PlugEventHandler

### Pre Condition

Functions CSL\_intcInit() and CSL\_intcOpen() must be called in order successfully before calling this function.

---

**Post Condition**

None

**Modifies**

Event Handler Record structure values

**Example:**

```

CSL_IntcObj          intcObj20;
CSL_IntcHandle       hIntc20;
CSL_IntcGlobalEnableState state;
CSL_IntcEventHandlerRecord EventRecord;
CSL_IntcContext      context;
CSL_Status           intStat;
CSL_IntcParam        vectId;
CSL_Status            status;

context.numEvtEntries = 0;
context.eventhandlerRecord = NULL;

// Init Module
CSL_intcInit(&context);

// NMI Enable
CSL_intcGlobalNmiEnable();

// Enable Global Interrupts
intStat = CSL_intcGlobalEnable(&state);

// Opening a handle for the Event 20 at vector id 4
vectId = CSL_INTC_VECTID_4;
hIntc20 = CSL_intcOpen(&intcObj20, CSL_INTC_EVENTID_RIOINT0,
                      &vectId ,
                      NULL);

EventRecord.handler = &event20Handler;
EventRecord.arg = hIntc20;
Status = CSL_intcPlugEventHandler(hIntc20,&EventRecord);

// Close handle
CSL_intcClose(hIntc20);
...
}
void event20Handler( CSL_IntcHandle hIntc)
{
    ...
}

```

## 10.2.5 CSL\_intcHookIsr

**CSL\_Status CSL\_intcHookIsr**

( [CSL\\_IntcVectId](#)  
void \*

*evtId,*  
*isrAddr*

)

### Description

Hook up an exception handler This API hooks up the handler to the specified exception. Note: In this case, it is done by inserting a B(ranch) instruction to the handler. Because of the restriction in the instruction, the handler must be within 32MB of the exception vector. In addition, the function assumes that the exception vector table is located at its default ("low") address.

### Arguments

evtId	Interrupt Vector identifier
isrAddr	Pointer to the handler

### Return Value

CSL\_Status

- CSL\_SOK - CSL\_intcHookIsr Successful

### Pre Condition

The function CSL\_intcInit() has to be called successfully before calling this function.

### Post Condition

Hooks up the handler to the specified exception

### Modifies

None

### Example:

```

CSL_IntcContext      context;
CSL_Status           intStat;
CSL_IntcParam        vectId;
CSL_IntcObj          intcObj20;
CSL_IntcHandle       hIntc20;
CSL_IntcDropStatus   drop;
CSL_IntcEventHandlerRecord recordTable[10];
CSL_IntcGlobalEnableState state;
Uint32               intrStat;

context.numEvtEntries = 10;
context.eventhandlerRecord = recordTable;

// Init Module
...
if (CSL_intcInit(&context) != CSL_SOK)
    exit (1);
// Opening a handle for the Event 20 at vector id 4

vectId = CSL_INTC_VECTID_4;
hIntc20 = CSL_intcOpen(&intcObj20,
                      CSL_INTC_EVENTID_RIOINT0,
                      &vectId ,

```

---

```

        NULL);

    CSL_intcGlobalNmiEnable();

    // Enable Global Interrupts
    intStat = CSL_intcGlobalEnable(&state);

    // Hook Isr appropriately
    CSL_intcHookIsr(CSL_INTC_VECTID_4,&isrVect4);

    ...
}
interrupt void isrVect4() {
    ...
}

```

## 10.2.6 CSL\_intcHwControl

```

CSL_Status CSL_intcHwControl    ( CSL\_IntcHandle           hIntc,
                                CSL\_IntcHwControlCmd      controlCommand,
                                void *                commandArg
                                )

```

### Description

This API perform a control-operation. This API is used to invoke any of the supported control-operations supported by the module.

### Arguments

<code>hIntc</code>	Handle identifying the event
<code>controlCommand</code>	The command to this API indicates the action to be taken on INTC.
<code>commandArg</code>	An optional argument.

### Return Value

CSL\_Status

- CSL\_SOK - HwControl successful.
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVCMD - Invalid command

### Pre Condition

Functions CSL\_intcInit() and CSL\_intcOpen() must be called in order successfully before calling this function.

### Post Condition

INTC registers are configured according to the command and the command arguments. The command determines which registers are modified.

---

**Modifies**

The hardware registers of INTC.

**Example**

```

CSL_IntcObj          intcObj20;
CSL_IntcHandle        hIntc20;
CSL_IntcGlobalEnableState state;
CSL_IntcContext        context;
CSL_Status            intStat;
CSL_IntcParam          vectId;

context.numEvtEntries = 0;
context.eventhandlerRecord = NULL;

// Init Module
CSL_intcInit(&context);

// NMI Enable
CSL_intcGlobalNmiEnable();

// Enable Global Interrupts
intStat = CSL_intcGlobalEnable(&state);

// Opening a handle for the Event 20 at vector id 4

vectId = CSL_INTC_VECTID_4;
hIntc20 = CSL_intcOpen(&intcObj20, CSL_INTC_EVENTID_RIOINT0,
                      &vectId, NULL);

CSL_intcHwControl(hIntc20, CSL_INTC_CMD_EVTENABLE, NULL);
...

```

## 10.2.7 CSL\_intcGetHwStatus

```

CSL_Status CSL_intcGetHwStatus ( CSL\_IntcHandle          hIntc,
                                CSL\_IntcHwStatusQuery      myQuery,
                                void *                      answer
                                )

```

**Description**

Queries the peripheral for status. The CSL\_intcGetHwStatus(..) API could be used to retrieve status or configuration information from the peripheral. The user must allocate an object that would hold the retrieved information and pass a pointer to it to the function. The type of the object is specific to the query-command.

**Arguments**

hIntc	Handle identifying the event
myQuery	The query to this API of INTC which indicates the status to be returned.

---

answer                      Placeholder to return the status.

**Return Value**

CSL\_Status

- CSL\_SOK - Getting the status of INTC is successful
- CSL\_ESYS\_INVQUERY - The query passed is invalid
- CSL\_ESYS\_INVPARAMS - The parameter passed is invalid

**Pre Condition**

The functions CSL\_intcInit(), CSL\_intcOpen() must be called successfully in that order before this API can be invoked.

**Post Condition**

None

**Modifies**

Third parameter, answer value

**Example:**

```

CSL_IntcContext      context;
CSL_Status           intStat;
CSL_IntcParam        vectId;
CSL_IntcObj          intcObj20;
CSL_IntcHandle       hIntc20;
CSL_IntcEventHandlerRecord recordTable[10];
CSL_IntcGlobalEnableState state;
UInt32              intrStat;

context.numEvtEntries = 10;
context.eventhandlerRecord = recordTable;

// Init Module
...
if (CSL_intcInit(&context) != CSL_SOK)
    exit (1);
// Opening a handle for the Event 20 at vector id 4

vectId = CSL_INTC_VECTID_4;
hIntc20 = CSL_intcOpen(&intcObj20,
                      CSL_INTC_EVENTID_RIOINT0,
                      &vectId ,
                      NULL);

// NMI Enable
CSL_intcGlobalNmiEnable();

// Enable Global Interrupts
intStat = CSL_intcGlobalEnable(&state);

do {
    CSL_intcGetHwStatus(hIntc20, CSL_INTC_QUERY_PENDSTATUS, \
                        (void*)&intrStat);

```

---

```

    } while (!intrStat);

    // Close handle
    CSL_intcClose(hIntc20);
    ...

```

## 10.2.8 CSL\_intcGlobalEnable

**CSL\_Status CSL\_intcGlobalEnable** ( [CSL\\_IntcGlobalEnableState](#) \* *prevState* )

### Description

Globally enable interrupts. The API enables the global interrupt by manipulating the processor's global interrupt enable/disable flag. If the user wishes to restore the enable-state at a later point, they may store the current state using the parameter, which could be used with CSL\_intcGlobalRestore(..). CSL\_intcGlobalEnable(..) must be called from a privileged mode.

### Arguments

<i>prevState</i>	Pointer to object that would store current stateObject that contains information about previous state
------------------	---

### Return Value

CSL\_Status

- CSL\_SOK on success

### Pre Condition

The function CSL\_intcInit() has to be called successfully before calling this function.

### Post Condition

Enables interrupts globally

### Modifies

CPU registers

### Example:

```

    CSL_Status      status;
    ...
    status = CSL_intcGlobalEnable(NULL);
    ...

```

## 10.2.9 CSL\_intcGlobalDisable

**CSL\_Status CSL\_intcGlobalDisable** ( [CSL\\_IntcGlobalEnableState](#) \* *prevState* )

### Description

Globally disable interrupts. The API disables the global interrupt by manipulating the processor's global interrupt enable/disable flag. If the user wishes to restore the enable-state at a later point, they may store the current state using the parameter, which could be used with CSL\_intcGlobalRestore(..). CSL\_intcGlobalDisable(..) must be called from a privileged mode.

### Arguments



---

```
prevState    Pointer to object that would store current
              stateObject that contains information about previous
              state
```

**Return Value**

CSL\_Status

- CSL\_SOK on success

**Pre Condition**

The function CSL\_intcIntrInit() has to be called successfully before calling this function.

**Post Condition**

Disables interrupts globally

**Modifies**

CPU registers

**Example:**

```
CSL_Status    status;
...
status = CSL_intcGlobalDisable(NULL);
...
```

## 10.2.10 CSL\_intcGlobalRestore

**CSL\_Status CSL\_intcGlobalRestore** ( [CSL\\_IntcGlobalEnableState](#) *prevState* )

**Description**

Restores global interrupt enable/disable to a previous state. The API restores the global interrupt enable/disable state to a previous state as recorded by the global-event-enable state passed as an argument. CSL\_intcGlobalRestore(..) must be called from a privileged mode.

**Arguments**

```
prevState    Object containing information about previous state
```

**Return Value**

CSL\_Status

- CSL\_SOK on success

**Pre Condition**

The function CSL\_intcIntrInit() has to be called successfully before calling this function

**Post Condition**

Restores global interrupt enable/disable to a previous state

**Modifies**

None

**Example:**

```

        CSL_Status          status;
        CSL_IntcGlobalEnableState  prevState;
        ...
        status = CSL_intcGlobalRestore(prevState);
        ...

```

## 10.2.11 CSL\_intcGlobalNmiEnable

**CSL\_Status CSL\_intcGlobalNmiEnable** ( void )

### Description

This API enables global NMI.

### Arguments

None

### Return Value

CSL\_Status

- CSL\_SOK on success

### Pre Condition

The function CSL\_intcInit() must be called successfully before calling this function.

### Post Condition

Global NMI is enabled

### Modifies

CPU registers

### Example:

```

        CSL_Status          status;
        ...
        status = CSL_intcGlobalNmiEnable();
        ...

```

## 10.2.12 CSL\_intcGlobalExcepEnable

**CSL\_Status CSL\_intcGlobalExcepEnable** ( void )

### Description

This API enables global exception.

### Arguments

None

### Return Value

CSL\_Status

- CSL\_SOK on success

### Pre Condition

---

The function CSL\_intcInnit() must be called successfully before calling this function.

**Post Condition**

Global exception is enabled

**Modifies**

CPU registers

**Example:**

```
CSL_Status          status;
...

status = CSL_intcGlobalExcepEnable();
...
```

## 10.2.13 CSL\_intcGlobalExtExcepEnable

**CSL\_Status CSL\_intcGlobalExtExcepEnable** ( void )

**Description**

This API enables external exception.

**Arguments**

None

**Return Value**

CSL\_Status

- CSL\_SOK on success

**Pre Condition**

The function CSL\_intcInnit() must be called successfully before calling this function.

**Post Condition**

External exception is enabled

**Modifies**

CPU registers

**Example:**

```
CSL_Status          status;
...

status = CSL_intcGlobalExtExcepEnable();
...
```

## 10.2.14 CSL\_intcGlobalExcepClear

**CSL\_Status CSL\_intcGlobalExcepClear** ( [CSL\\_IntcExcep](#) exc )

**Description**

This API clears Global Exceptions.

### Arguments

`exc`      Exception to be cleared NMI/SW/EXT/INT

### Return Value

`CSL_Status`

- `CSL_SOK` on success

### Pre Condition

The function `CSL_intcInit()` must be called successfully before calling this function.

### Post Condition

Global exception is cleared

### Modifies

CPU registers

### Example:

```
CSL_Status      status;
CSL_IntcExcep   exc;
...

status = CSL_intcGlobalExcepClear(exc);
...
```

## 10.2.15 CSL\_intcExcepAllEnable

```
CSL_Status CSL_intcExcepAllEnable ( CSL\_IntcExcepEn           exceptMask,
                                   CSL\_BitMask32         excVal,
                                   CSL\_BitMask32 * prevState
                                   )
```

### Description

This API enables all exceptions.

### Arguments

`exceptMask`      Exception to be cleared NMI/SW/EXT/INT

`excVal`          Event Value

`prevState`      Pointer to Pre state information

### Return Value

`CSL_Status`

- `CSL_SOK` - on success
- `CSL_ESYS_INVPARAMS` - Invalid parameters

### Pre Condition

---

The function CSL\_intcInit() must be called successfully before calling this function.

**Post Condition**

None

**Modifies**

INTC hardware registers

**Example:**

```

CSL_IntcContext      context;
CSL_Status           intcStat;
CSL_IntcEventHandlerRecord recordTable[10];
CSL_BitMask32        prevState;

context.numEvtEntries = 10;
context.eventhandlerRecord = recordTable;

// Init Module
...
if (CSL_intcInit(&context) != CSL_SOK) {
    exit (1);
}
// Enable exception events 9,10,11.
intcStat = CSL_intcExcepAllEnable(CSL_INTC_EXCEP_0TO31,
                                0x0F00,&prevState);
...

```

## 10.2.16 CSL\_intcExcepAllDisable

CSL\_Status CSL\_intcExcepAllDisable ( [CSL\\_IntcExcepEn](#)                      *excepMask,*  
    CSL\_BitMask32                              *excVal,*  
    [CSL\\_BitMask32](#) \*                              *prevState*  
    )

**Description**

This API disables all exceptions.

**Arguments**

excepMask	Exception Mask
excVal	Event Value
prevState	Previous state information

**Return Value**

CSL\_Status

- CSL\_SOK on success
- CSL\_ESYS\_INVPARAMS - Invalid parameters

**Pre Condition**

The function `CSL_intcInit()` must be called successfully before calling this function..

### Post Condition

None

## Modifies

## INTC hardware registers

**Example:**

```
CSL_IntcContext          context;
CSL_Status               intcStat;
CSL_IntcEventHandlerRecord recordTable[10];
CSL_BitMask32            prevState;

context.numEvtEntries = 10;
context.eventhandlerRecord = recordTable;

// Init Module
...
if (CSL_intcInit(&context) != CSL_SOK) {
    exit (1);
}
// Enable exception events 9,10,11.
intcStat = CSL_intcExcepAllDisable(CSL_INTC_EXCEP_0TO31, \
                                   0x0F00,&prevState);
```

### 10.2.17 CSL\_intcExcepAllRestore

```
CSL_Status CSL_intcExcepAllRestore ( CSL\_IntcExcepEn excepMask,
                                     CSL\_IntcGlobalEnableState prevState
                                     )
```

### Description

This API restores all exceptions.

## Arguments

excepMask	Exception Mask
prevState	BitMask to be restored

### Return Value

CSL Status

- CSL\_SOK on success
- CSL\_ESYS\_INVPARAMS - Invalid parameters

## Pre Condition

The function `CSL_intcInit()` must be called successfully before calling this function.

### Post Condition

None

**Modifies**

INTC hardware registers

**Example:**

```

CSL_IntcContext          context;
CSL_Status               intcStat;
CSL_IntcEventHandlerRecord recordTable[10];
CSL_IntcGlobalEnableState prevState;

context.numEvtEntries = 10;
context.eventhandlerRecord = recordTable;

// Init Module
...
if (CSL_intcInit(&context) != CSL_SOK) {
    exit (1);
intcStat = CSL_intcExcepAllDisable(CSL_INTC_EXCEP_0TO31, 0x0F00, \
&prevState);

// Restore
intcStat = CSL_intcExcepAllRestore(CSL_INTC_EXCEP_0TO31,
prevState);
...

```

## 10.2.18 CSL\_intcExcepAllClear

```

CSL_Status CSL_intcExcepAllClear      ( CSL\_IntcExcepEn      excepMask,
                                         CSL_BitMask32          excVal
                                         )

```

**Description**

This clears the exception flags.

**Arguments**

<i>excepMask</i>	Exception Mask
<i>excVal</i>	Holder for the event bitmask to be cleared

**Return Value**

CSL\_Status

- CSL\_SOK - Intc Excep All Clear return successful
- CSL\_ESYS\_INVPARAMS - Invalid parameters

**Pre Condition**

CSL\_intcInit() and CSL\_intcExcepAllEnable() must be called before using this API.

**Post Condition**

None

---

**Modifies**

INTC hardware registers

**Example:**

```

CSL_IntcContext context;
CSL_Status intcStat;
CSL_IntcEventHandlerRecord recordTable[10];

context.numEvtEntries = 10;
context.eventhandlerRecord = recordTable;

// Init Module
...
if (CSL_intcInit(&context) != CSL_SOK) {
    exit (1);
// Clear exception events 9,10,11.

intcStat = CSL_intcExcepAllClear(CSL_INTC_EXCEP_0TO31,0x0F00);
...

```

## 10.2.19 CSL\_intcExcepAllStatus

**CSL\_Status CSL\_intcExcepAllStatus**      ( [CSL\\_IntcExcepEn](#)      *excepMask,*  
    **CSL\_BitMask32 \***      *status*  
    )

**Description**

This obtains the status of the exception flags.

**Arguments**

<i>excepMask</i>	Exception Mask
<i>status</i>	Holder for the event bitmask to be cleared

**Return Value**

CSL\_Status

- CSL\_SOK - intc Excep All Status return successful
- CSL\_ESYS\_INVPARAMS - Invalid parameters

**Pre Condition**

CSL\_intcInit() must be called before using this API.

**Post Condition**

None

**Modifies**

INTC hardware registers

**Example:**



---

```

CSL_IntcContext          context;
CSL_Status               intcStat;
CSL_BitMask32            exp0Stat;
CSL_IntcEventHandlerRecord recordTable[10];

context.numEvtEntries = 10;
context.eventhandlerRecord = recordTable;

// Init Module
...
if (CSL_intcInit(&context) != CSL_SOK) {
    exit (1);
    intcStat = CSL_intcExcepAllStatus(CSL_INTC_EXCEP_0TO31,&exp0Stat);
    ...

```

## 10.2.20 CSL\_intcQueryDropStatus

**CSL\_Status CSL\_intcQueryDropStatus** ( [CSL\\_IntcDropStatus](#) \* *drop* )

### Description

Queries the peripheral for Drop status. The CSL\_intcQueryDropStatus(..) API could be used to retrieve drop status.

### Arguments

*drop*                      Pointer to drop status structure

### Return Value

CSL\_Status

- CSL\_SOK - Status info return successful
- CSL\_ESYS\_INVPARAMS - Invalid Parameter

### Pre Condition

CSL\_intcInit(), CSL\_intcOpen() must be invoked before this call.

### Post Condition

None

### Modifies

None

### Example:

```

CSL_IntcContext          context;
CSL_IntcParam            vectId;
CSL_IntcObj              intcObj20;
CSL_IntcHandle            hIntc20;
CSL_IntcDropStatus        drop;
CSL_IntcEventHandlerRecord recordTable[10];

context.numEvtEntries = 10;
context.eventhandlerRecord = recordTable;

```

---

```

// Init Module
...
if (CSL_intcInit(&context) != CSL_SOK)
    exit (1);
// Opening a handle for the Event 20 at vector id 4

vectId = CSL_INTC_VECTID_4;
hIntc20 = CSL_intcOpen(&intcObj20,
                      CSL_INTC_EVENTID_RIOINT0,
                      &vectId ,
                      NULL);

// Drop Enable
CSL_intcHwControl(hIntc20, CSL_INTC_CMD_EVTDROPENABLE, NULL);
// Query Drop status
CSL_intcQueryDropStatus(&drop);

// Close handle
CSL_intcClose(hIntc20);
...

```

## 10.2.21 CSL\_intcMapEventVector

```

void CSL_intcMapEventVector          ( CSL_IntcEventId      eventId
                                     CSL_IntcVectId       vectId
                                     )

```

### Description

This API Maps the event to the given CPU vector.

### Arguments

<code>eventId</code>	Intc event Identifier
<code>vectId</code>	Intc vector identifier

### Return Value

None

### Pre Condition

CSL\_intcInit() must be invoked before this call.

### Post Condition

Maps the event to the given CPU vector

### Modifies

INTC hardware registers

### Example:

```

CSL_IntcVectId      vectId;
CSL_IntcEventId     eventId;
...
CSL_intcMapEventVector(eventId, vectId);
...

```

## 10.2.22 CSL\_intcEventEnable

CSL\_IntcEventEnableState CSL\_intcEventEnable( CSL\_IntcEventId *eventId* )

### Description

This API enables particular event (EVTMASK0/1/2/3 bit programming).

### Arguments

*eventId* - Intc event Identifier

### Return Value

CSL\_IntcEventEnableState - previous state

### Pre Condition

None

### Post Condition

Particular event will be enabled

### Modifies

INTC hardware registers

### Example:

```
CSL_IntcEventId      eventId;
CSL_IntcEventEnableState  prevState;
...
prevState = CSL_intcEventEnable(eventId);
...
```

## 10.2.23 CSL\_intcEventDisable

CSL\_IntcEventEnableState CSL\_intcEventDisable( CSL\_IntcEventId *eventId* )

### Description

This API disable particular event (EVTMASK0/1/2/3 bit programming).

### Arguments

*eventId* - Intc event Identifier

### Return Value

CSL\_IntcEventEnableState – previous state.

### Pre Condition

None

### Post Condition

Particular event will be disabled

---

**Modifies**

INTC hardware registers

**Example:**

```

CSL_IntcEventId          eventId;
CSL_IntcEventEnableState eventStat;
...
eventStat = CSL_intcEventDisable(eventId);
...

```

## 10.2.24 CSL\_intcEventRestore

```

void CSL_intcEventRestore          ( CSL_IntcEventId          eventId
                                   CSL_IntcEventEnableState restoreVal
                                   )

```

**Description**

This API restores particular event (EVTMASK0/1/2/3 bit programming).

**Arguments**

```

eventId      Intc event Identifier
restoreVal   Restore value

```

**Return Value**

None

**Pre Condition**

None

**Post Condition**

Particular event will be restored

**Modifies**

INTC hardware registers

**Example:**

```

CSL_IntcEventId          eventId;
CSL_IntcEventEnableState restoreVal;
CSL_IntcEventEnableState eventStat;
...
eventStat = CSL_intcEventResore(eventId, restoreVal);
...

```

## 10.2.25 CSL\_intcEventSet

```

void CSL_intcEventSet          ( CSL_IntcEventId          eventId )

```

This API sets event (EVTMASK0/1/2/3 bit programming).

eventId	Intc	event Identifier
---------	------	------------------

## None

## None

Particular event will set

## INTC hardware registers

```
CSL_IntcEventId      eventId;
...
CSL_intcEventSet(eventId);
...
```

```
void CSL_intcEventClear ( CSL_IntcEventId eventId )
```

This API clears event (EVTMASK0/1/2/3 bit programming).

eventId	Intc	event	Identifier
---------	------	-------	------------

## None

## None

Particular event will be cleared

## INTC hardware registers

```
CSL_IntcEventId    eventId;
```

```
...
CSL_intcEventClear(eventId);
...
```

## 10.2.27 CSL\_intcCombinedEventClear

```
void CSL_intcCombinedEventClear      ( CSL_IntcEventId      eventId
                                     CSL_BitMask32          clearMask
                                     )
```

### Description

This API clears particular combined events (EVTMASK0/1/2/3 bit programming).

### Arguments

```
eventId      Intc event Identifier
clearMask    Bit mask events to be cleared
```

### Return Value

None

### Pre Condition

None

### Post Condition

Particular combined events will be cleared

### Modifies

INTC hardware registers

### Example:

```
CSL_IntcEventId      eventId;
CSL_BitMask32        clearMask;
...
CSL_intcEventClear(eventId, clearMask);
...
```

## 10.2.28 CSL\_intcCombinedEventGet

```
CSL_BitMask32 CSL_intcCombinedEventGet ( CSL_IntcEventId      eventId )
```

### Description

This API gets particular combined events (EVTMASK0/1/2/3 bit programming).

### Arguments

```
eventId      Intc event Identifier
```

### Return Value

CSL\_BitMask32 – The combined event information

### Pre Condition

```
CSL_IntcEventId    eventId;
CSL_BitMask32      combEvtStat;
...
combEvtStat = CSL_intcEventClear(eventId);
```

```
CSL_BitMask32 CSL_intcCombinedEventEnable(CSL_IntcEventId
                                           CSL_BitMask32
                                           )
```

eventId	Intc event Identifier
enableMask	Bit mask events to be enabled

```
CSL_IntcEventId      eventId;
CSL_BitMask32        enableMask;
CSL_BitMask32        combEvtStat;
...
combEvtStat = CSL_intCombinedEventEnable(eventId, enableMask);
...
```

### 10.2.30 CSL\_intcCombinedEventDisable

```
CSL_BitMask32 CSL_intcCombinedEventDisable(CSL_IntcEventId    eventId
                                             CSL_BitMask32      disableMask
                                             )
```

#### Description

This API disables particular combined events (EVTMASK0/1/2/3 bit programming).

#### Arguments

eventId	Intc event Identifier
disableMask	Bit mask events to be disabled

#### Return Value

CSL\_BitMask32 - previous state.

#### Pre Condition

None

#### Post Condition

None

#### Modifies

INTC hardware registers

#### Example:

```
CSL_IntcEventId    eventId;
CSL_BitMask32      disableMask;
CSL_BitMask32      combEvtStat;
...
combEvtStat=CSL_intCombinedEventDisable(eventId, disableMask);
...
```

### 10.2.31 CSL\_intcCombinedEventRestore

```
void CSL_intcCombinedEventRestore(CSL_IntcEventId    eventId
                                   CSL_BitMask32      restoreMask
                                   )
```

#### Description

This API restores particular combined events

#### Arguments

eventId	Intc event Identifier
restoreMask	Bit mask events to be restored



---

**Return Value**

None

**Pre Condition**

None

**Post Condition**

None

**Modifies**

INTC hardware registers

**Example:**

```

        CSL_IntcEventId    eventId;
        CSL_BitMask32      restoreMask;
        CSL_BitMask32      combEvtStat;
        ...
        combEvtStat=CSL_intCombinedEventRestore(eventId, restoreMask);
        ...
    
```

### 10.2.32 CSL\_intcInterruptDropEnable

**void CSL\_intcInterruptDropEnable**                      (**CSL\_BitMask32**                      *dropMask*)

**Description**

This API enables interrupts for which drop detection .

**Arguments**

dropMask - Vectorid Mask

**Return Value**

None

**Pre Condition**

None

**Post Condition**

None

**Modifies**

INTC hardware registers

**Example:**

```

        CSL_BitMask32      dropMask;
        ...
        CSL_intcInterruptDropEnable(dropMask );
        ...
    
```

---

### 10.2.33 CSL\_intcInterruptDropDisable

**void CSL\_intcInterruptDropDisable** ( CSL\_BitMask32 *dropMask* )

#### Description

This API disables interrupts for which drop detection.

#### Arguments

*dropMask* – Vectorid Mask

#### Return Value

None

#### Pre Condition

None

#### Post Condition

None

#### Modifies

INTC hardware registers

#### Example:

```
CSL_BitMask32    dropMask;
...
CSL_intcInterruptDropEnable(dropMask);
...
```

### 10.2.34 CSL\_intcInvokeEventHandle

**CSL\_Status CSL\_intcInvokeEventHandle** ( CSL\_IntcEventId *evtId* )

#### Description

This API is for the purpose of exception handler which will need to be written by the user. This API invokes the event handler registered by the user at the time of event open and event handler registration.

#### Arguments

*evtId* – Intc event identifier

#### Return Value

CSL\_SOK – success.

#### Pre Condition

None

#### Post Condition

None

#### Modifies

None

**Example:**

```

    CSL_Status          status;
    CSL_IntcEventId     evtId;
    ...
    status = CSL_intcInvokeEventHandle(evtId);
    ...

```

## 10.2.35 CSL\_intcQueryEventStatus

**Bool CSL\_intcQueryEventStatus ( CSL\_IntcEventId *eventId* )**

**Description**

This API is used to check whether the specied event is enabled or not

**Arguments**

*eventId* - Intc event identifier.

**Return Value**

Bool

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example:**

```

    CSL_IntcEventId     eventId;
    Bool                returnVal;
    ...
    returnVal = CSL_intcQueryEventStatus(eventId);
    ...

```

## 10.2.36 CSL\_intcInterruptEnable

**UInt32 CSL\_intcInterruptEnable ( CSL\_IntcVectId *vetctId* )**

**Description**

This API is used to enable the interrupt

**Arguments**

*vectId* - vector id to enable.

**Return Value**

UInt32 - previous state.

None

None

None

```
CSL_IntcVectId      vectId;
UInt32              retVal;
...
retVal = CSL_intcInterruptEnable(vectId);
...
```

**UInt32 CSL\_intcInterruptDisable** ( **CSL\_IntcVectId** *vetctId* )

This API is used to disable the interrupt

vectId - vector id to disable.

UInt32 - previous state.

None

None

None

```
CSL_IntcVectId      vectId;
UInt32              retVal;
...
retVal = CSL_intcInterruptDisable(vectID);
...
```

### 10.2.38 CSL\_intcInterruptRestore

---

**Description**

This API restores the interrupt.

**Arguments**

*vectId* - vector id to restore.  
*restoreVal* - Restore value

**Return Value**

None.

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example:**

```

CSL_IntcVectId      vectId;
Uint32              restoreVal;
...
CSL_intcInterruptDisable(vectId, restoreVal);
...

```

## 10.2.39 CSL\_intcInterruptSet

**void CSL\_intcInterruptSet ( CSL\_IntcVectId *vetctId* )**

**Description**

This API sets the interrupt.

**Arguments**

*vectId* - Vector id to set.

**Return Value**

None.

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example:**

```

CSL_IntcVectId      vectId;
...

```

---

```
CSL_intcInterruptSet(vectId);
...
```

## 10.2.40 CSL\_intcInterruptClear

```
void CSL_intcInterruptClear          ( CSL_IntcVectId          vetctId )
```

### Description

This API clears the specified interrupt.

### Arguments

*vetctId* - Vector id to clear.

### Return Value

None.

### Pre Condition

None

### Post Condition

None

### Modifies

None

### Example:

```
CSL_IntcVectId          vectId;
...
CSL_intcInterruptClear(vectId);
...
```

## 10.2.41 CSL\_intcQueryInterruptStatus

```
Bool CSL_intcQueryInterruptStatus    ( CSL_IntcVectId          vetctId )
```

### Description

This API is to check whether a specified CPU interrupt is pending or not.

### Arguments

*vetctId* - Vector id.

### Return Value

Bool.

### Pre Condition

None

### Post Condition

None

---

**Modifies**

None

**Example:**

```

        CSL_IntcVectId      vectId;
        Bool                returnVal;
        ...
        returnVal = CSL_intcInterruptSet(vectId);
        ...

```

## 10.2.42 CSL\_intcExcepEnable

**CSL\_IntcEventEnableState CSL\_intcExcepEnable( CSL\_IntcEventId *eventId* )**

**Description**

This API enables the specified exception event.

**Arguments**

*eventId* - exception event id to be enabled.

**Return Value**

CSL\_IntcEventEnableState – old state.

**Pre Condition**

None

**Post Condition**

None

**Modifies**

INTC hardware registers

**Example:**

```

        CSL_IntcEventId      eventId;
        CSL_IntcEventEnableState returnVal;
        ...
        returnVal = CSL_intcExcepEnable(eventId);
        ...

```

## 10.2.43 CSL\_intcExcepDisable

**CSL\_IntcEventEnableState CSL\_intcExcepDisable( CSL\_IntcEventId *eventId* )**

**Description**

This API disables the specified exception event..

**Arguments**

*eventId* - exception event id to be disabled

**Return Value**

CSL\_IntcEventEnableState – old state.

**Pre Condition**

None

**Post Condition**

None

**Modifies**

INTC hardware registers

**Example:**

```

CSL_IntcEventId      eventId;
CSL_IntcEventEnableState  returnVal;
...
returnVal = CSL_intcExcepDisable(eventId);
...
```

## 10.2.44 CSL\_intcExcepRestore

```

void CSL_intcExcepRestore          (CSL_IntcEventId      eventId
                                   Uint32                 restoreVal
                                   )
```

**Description**

This API restores the specified exception event.

**Arguments**

eventId      - exception event id to be restored.

restoreVal - restore value.

**Return Value**

None.

**Pre Condition**

None

**Post Condition**

None

**Modifies**

INTC hardware registers

**Example:**

```

CSL_IntcEventId      eventId;
Uint32                restoreVal;
...
CSL_intcExcepRestore(eventId, restoreVal);
...
```



## 10.2.45 CSL\_intcExcepClear

**void CSL\_intcInterruptSet** ( CSL\_IntcEventId *eventId* )

### Description

This API enables the specified exception event.

### Arguments

*eventId* - exception event id to be cleared.

### Return Value

None.

### Pre Condition

None

### Post Condition

None

### Modifies

INTC hardware registers

### Example:

```
CSL_IntcEventId    eventId;
...
CSL_intcExcepClear(eventId);
...
```

## 10.3 Data Structures

This section lists the data structures available in the INTC module.

### 10.3.1 CSL\_IntcObj

#### Detailed description

The interrupt handle object. This object is used referenced by the handle to identify the event.

#### Field Documentation

##### CSL\_IntcObj::eventId

The event-id

##### [CSL\\_IntcVectId](#) CSL\_IntcObj::vectId

The vector-id

### 10.3.2 CSL\_IntcContext

#### Detailed description

INTC Module Context

#### Field Documentation

##### CSL\_BitMask32 CSL\_IntcContext::eventAllocMask[(CSL\_INTC\_EVENTID\_CNT + 31) / 32]

Event allocation mask

---

[\*\*CSL\\_IntcEventHandlerRecord\*\*](#)\* CSL\_IntcContext::eventhandlerRecord

Pointer to the event handle record

**UInt16** CSL\_IntcContext::numEvtEntries

Number of event entries

**Int8** CSL\_IntcContext::offsetResv[128]

Reserved

### 10.3.3 CSL\_IntcEventHandlerRecord

#### Detailed description

Event Handler Record. Used to setup the event-handler using CSL\_intcPlugEventHandler(..)

#### Field Documentation

**void\*** CSL\_IntcEventHandlerRecord::arg

The argument to be passed to the handler when it is invoked.

[\*\*CSL\\_IntcEventHandler\*\*](#) CSL\_IntcEventHandlerRecord::handler

Pointer to the event handler

### 10.3.4 CSL\_IntcDropStatus

#### Detailed description

The drop status structure. This object is used along with the CSL\_intcQueryDropStatus() API.

#### Field Documentation

**Bool** CSL\_IntcDropStatus::drop

Whether dropped/not

[\*\*CSL\\_IntcEventId\*\*](#) CSL\_IntcDropStatus::eventId

The event-id

[\*\*CSL\\_IntcVectId\*\*](#) CSL\_IntcDropStatus::vectId

The vect-id

## 10.4 Enumerations

This section lists the enumerations available in the INTC module.

### 10.4.1 CSL\_IntcVectId

**enum CSL\_IntcVectId**

Interrupt Vector Ids

**Enumeration values:**

<i>CSL_INTC_VECTID_NMI</i>	Should be used only along with CSL_intcHookIsr()
<i>CSL_INTC_VECTID_4</i>	CPU Vector 4
<i>CSL_INTC_VECTID_5</i>	CPU Vector 5
<i>CSL_INTC_VECTID_6</i>	CPU Vector 6
<i>CSL_INTC_VECTID_7</i>	CPU Vector 7
<i>CSL_INTC_VECTID_8</i>	CPU Vector 8
<i>CSL_INTC_VECTID_9</i>	CPU Vector 9
<i>CSL_INTC_VECTID_10</i>	CPU Vector 10
<i>CSL_INTC_VECTID_11</i>	CPU Vector 11
<i>CSL_INTC_VECTID_12</i>	CPU Vector 12
<i>CSL_INTC_VECTID_13</i>	CPU Vector 13
<i>CSL_INTC_VECTID_14</i>	CPU Vector 14
<i>CSL_INTC_VECTID_15</i>	CPU Vector 15
<i>CSL_INTC_VECTID_COMBINE</i>	Should be used at the time of opening an Event handle to specify that the event needs to go to the combiner
<i>CSL_INTC_VECTID_EXCEPT</i>	Should be used at the time of opening an Event handle to specify that the event needs to go to the exception combiner.

### 10.4.2 CSL\_IntcHwControlCmd

**enum CSL\_IntcHwControlCmd**

Enumeration of the control commands

These are the control commands that could be used with CSL\_intcHwControl(..). Some of the commands expect an argument as documented along side the description of the command.

**Enumeration values:**

<i>CSL_INTC_CMD_EVTDISABLE</i>	Disables the event. The parameter should be 1. " <i>CSL_BitMask32</i> " for Combined events 2. " <i>None</i> " for other evnts. <b>Parameters:</b> <i>(CSL_BitMask32 *)</i>
<i>CSL_INTC_CMD_EVTSET</i>	Sets the event manually. <b>Parameters:</b> <i>None</i>
<i>CSL_INTC_CMD_EVTCLEAR</i>	Clears the event (if pending). The parameter should be

---

	1. "CSL_BitMask32" for Combined events 2. "None" for other evnts <b>Parameters:</b> ( CSL_BitMask32 *)
CSL_INTC_CMD_EVTDROPENABLE	Enables the Drop Event detection feature for this event. <b>Parameters:</b> None
CSL_INTC_CMD_EVTDROPDISABLE	Disables the Drop Event detection feature for this event. <b>Parameters:</b> None
CSL_INTC_CMD_EVTINVOKEFUNCTION	To be used ONLY to invoke the associated Function handlewith Event when the user is writing an exception handling routine. <b>Parameters:</b> None
CSL_INTC_CMD_EVTENABLE	Enables the event. The parameter should be 1. "CSL_BitMask32" for Combined events 2. "None" for other evnts <b>Parameters:</b> ( CSL_BitMask32 *)

### 10.4.3 CSL\_IntcHwStatusQuery

#### enum CSL\_IntcHwStatusQuery

Enumeration of the queries. These are the queries that could be used with CSL\_intcGetHwStatus(..). The queries return a value through the object pointed to by the pointer that it takes as an argument. The argument supported by the query is documented along side the description of the query.

#### Enumeration values:

CSL_INTC_QUERY_PENDSTATUS	The Pend Status of the Event is queried. <b>Parameters:</b> Bool
---------------------------	--

### 10.4.4 CSL\_IntcExcepEn

#### enum CSL\_IntcExcepEn

Enumeration of the exception mask registers. These are the symbols used along with the value to be programmed into the Exception mask register.

#### Enumeration values:

CSL_INTC_EXCEP_0TO31	Symbol for EXPMASK[0]. Parameters: BitMask for EXPMASK0
CSL_INTC_EXCEP_32TO63	Symbol for EXPMASK[1].

*CSL\_INTC\_EXCEP\_64TO95*

---

**Parameters:**

*BitMask* for EXPMASK1

Symbol for EXPMASK[2].

**Parameters:**

*BitMask* for EXPMASK2

Symbol for EXPMASK[3].

**Parameters:**

*BitMask* for EXPMASK3

*CSL\_INTC\_EXCEP\_96TO127*

## 10.4.5 CSL\_IntcExcep

### enum CSL\_IntcExcep

Enumeration of the exception

These are the symbols used along with the Exception Clear API.

**Enumeration values:**

*CSL\_INTC\_EXCEPTION\_NMI*

Symbol for NMI.

**Parameters:**

*None*

*CSL\_INTC\_EXCEPTION\_EXT*

Symbol for External Exception.

**Parameters:**

*None*

*CSL\_INTC\_EXCEPTION\_INT*

Symbol for Internal Exception.

**Parameters:**

*None*

*CSL\_INTC\_EXCEPTION\_SW*

Symbol for Software Exception

**Parameters:**

*None*

---

## 10.5 Macros

**#define CSL\_INTC\_BADHANDLE (0)**

Invalid handle

**#define CSL\_INTC\_EVENTID\_CNT 128**

Number of Events in the System

**#define CSL\_INTC\_EVTHANDLER\_NONE ((CSL\_IntcEventHandler) 0)**

Indicates there is no associated event-handler

**#define CSL\_INTC\_MAPPED\_NONE (-1)**

None mapped

---

## 10.6 Typedefs

**typedef void(\* CSL\_IntcEventHandler) (void \*)**

Event Handler pointer. Event handlers ought to conform to this type

**typedef Uint32 CSL\_IntcGlobalEnableState**

Global Interrupt enable state

**typedef CSL\_IntcVectId CSL\_IntcParam**

INTC module parameters for open. This is equivalent to the Vector Id for the event number

**typedef Int CSL\_IntcEventId**

Interrupt Event IDs

**typedef struct CSL\_IntcObj\* CSL\_IntcHandle**

The interrupt handle. This is returned by the CSL\_intcOpen(..) API. The handle is used to identify the event of interest in all INTC calls.

**typedef Uint32 CSL\_IntcEventEnableState**

Event enable state

---

## Chapter 11

### MCBSP Module

---

---

---

---

#### Topics

<a href="#"><u>11.1 Overview</u></a>
<a href="#"><u>11.2 Functions</u></a>
<a href="#"><u>11.3 Data Structures</u></a>
<a href="#"><u>11.4 Enumerations</u></a>
<a href="#"><u>11.5 Macros</u></a>
<a href="#"><u>11.6 Typedefs</u></a>



---

## 11.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within MCBSP module.

This multiple high-speed multichannel buffered serial ports (McBSPs) that allow direct interface to codecs and other devices in a system. The McBSP consists of a data path and a control path that connect to external devices. Separate pins for transmission and reception communicate data to these external devices. Four other pins communicate control information (clocking and frame synchronization). The device communicates to the McBSP using 32-bit-wide control registers accessible via the internal peripheral bus.

Data is communicated to devices interfacing to the McBSP via the data transmit (DX) pin for transmission and via the data receive (DR) pin for reception. Control information (clocking and frame synchronization) is communicated via CLKS, CLKX, CLKR, FSX, and FSR.

The following are McBSP features supported:

- Full-Duplex communication
- Double buffered data registers which allow a continuous data stream.
- Independent framing and clocking for receive and transmit.
- External shift clock generation or an internal programmable frequency shift clock.
- Autobuffering capability through DMA controller
- A wide selection of data sizes<sup>2</sup> including 8-, 12-, 16-, 20-, 24-, or 32-bits
- 8-bit data transfers with LSB or MSB first
- Programmable polarity for both frame synchronization and data clocks
- Highly programmable internal clock and frame generation
- Support A-bis mode in normal/32/128 mode ( R/XEMODE=0)
- Direct interface to industry standard Codecs, Analog Interface Chips (AICs), and other serially connected A/D and D/A devices.
- Supporting fractional T1/E1. Direct interface to:
  - T1/E1 framers
  - MVIP switching compatible and ST-BUS compliant devices including:
    - MVIP framers
    - H.100 framers
    - SCSA framers
    - IOM-2 compliant devices
    - AC97 compliant devices. (The necessary multi-phase frame synchronization provided.)
    - IIS compliant devices
    - SPI devices

## 11.2 Functions

This section lists the functions available in the MCBSP module.

### 11.2.1 CSL\_mcbbspInit

**CSL\_Status** CSL\_mcbbspInit ( [CSL\\_McbbspContext](#) \* *pContext* )

#### Description

This is the initialization function for the McBSP CSL. The function must be called before calling any other API from this CSL. This function does not modify any registers or check status. It returns status CSL\_SOK. It has been kept for future use

#### Arguments

pContext	Pointer to module-context. As McBSP doesn't have any context based information user is expected to pass NULL.
----------	---

#### Return Value

CSL\_Status

- CSL\_SOK - Always returns

#### Pre Condition

None

#### Post Condition

The CSL for McBSP is initialized

#### Modifies

None

#### Example

```
CSL_Status status;
...
status = CSL_mcbbspInit(NULL);
...
```

### 11.2.2 CSL\_mcbbspOpen

[CSL\\_McbbspHandle](#) CSL\_mcbbspOpen ( [CSL\\_McbbspObj](#) \* *pMcbbspObj*,  
CSL\_InstNum *mcbbspNum*,  
[CSL\\_McbbspParam](#) \* *pMcbbspParam*,  
CSL\_Status \* *pStatus*  
)

#### Description

This function opens the McBSP CSL. It returns a handle to the McBSP instance. This handle is

passed to all other CSL APIs, as the reference to the McBSP instance. The device can be re-opened anytime after it has been normally closed, if so required.

### Arguments

<code>pMcbObj</code>	McbObj Module Object pointer
<code>mcbNum</code>	Instance of McBSP to be opened
<code>pMcbParam</code>	Parameter for McBSP
<code>pStatus</code>	Status of the function call

### Return Value

`CSL_McbHandle`

- Valid McBsp handle will be returned if status value is equal to `CSL_SOK`.

### Pre Condition

The McBSP must be successfully initialized via `CSL_mcbInit()` before calling this function.

### Post Condition

1. The status is returned in the status variable. If status returned is

- `CSL_SOK` - Valid McBSP handle is returned.
- `CSL_ESYS_FAIL` - The McBSP instance is invalid.
- `CSL_ESYS_INVPARAMS` - The Obj structure passed is invalid

2. McBsp object structure is populated.

### Modifies

- The status variable
- McbObj object structure

### Example

```
CSL_McbHandle    hMcb;
CSL_McbObj      mcbObj;
CSL_Status      status;

//Initialize the McBSP CSL
...
hMcb = CSL_mcbOpen(&mcbObj, CSL_MCBSP_0, NULL, &status);
...
```

## 11.2.3 CSL\_mcbClose

**CSL\_Status CSL\_mcbClose** ( [CSL\\_McbHandle](#) *hMcb* )

### Description

Unreserves the McBSP identified by the handle passed. This is a module level close required to invalidate the module handle. The module handle must not be used after this API call.

---

**Arguments**

hMcbbsp                      MCBSP handle returned by successful 'open'

**Return Value**

CSL\_Status

- CSL\_SOK – McBSP closed successfully
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid

**Pre Condition**

CSL\_mcbspInit() and CSL\_mcbspOpen() must be called successfully in order before calling CSL\_mcbspClose().

**Post Condition**

The mcbasp CSL APIs can not be called until the mcbasp CSL is reopened again using CSL\_mcbspOpen().

**Modifies**

CSL\_mcbaspObj structure instance values

**Example**

```
CSL_McbaspHandle  hMcbasp;
CSL_McbaspObj     mcbaspObj;
CSL_Status        status;
...
hMcbasp = CSL_mcbaspOpen (&mcbaspObj, CSL_MCBSP_0, NULL, &status);
...
status = CSL_mcbaspClose(hMcbasp);
...
```

## 11.2.4 CSL\_mcbaspHwSetup

```
CSL_Status CSL_mcbaspHwSetup ( CSL\_McbaspHandle          hMcbasp,
                               CSL\_McbaspHwSetup *      setup
                               )
```

**Description**

This function initializes the device registers with the appropriate values provided through the HwSetup Data structure. After the Setup is completed, the device is ready for operation. For information passed through the HwSetup Data structure, refer CSL\_McbaspHwSetup.

**Arguments**

hMcbbsp                      MCBSP handle returned by successful 'open'

setup                        Pointer to setup structure

**Return Value**

CSL\_Status

- CSL\_SOK - Hwsetup is successfully completed

- 
- CSL\_ESYS\_INVPARAMS - The param passed is invalid
  - CSL\_ESYS\_BADHANDLE - The handle passed is invalid

**Pre Condition**

CSL\_mcbbspInit() and CSL\_mcbbspOpen() must be called successfully in order before calling CSL\_mcbbspHwSetup().

**Post Condition**

Mcbbsp registers are configured according to the hardware setup parameters.

**Modifies**

MCBSP registers

**Example**

```

CSL_McbbspHandle      hMcbbsp;
CSL_McbbspHwSetup      hwSetup;
CSL_McbbspDataSetup    rxDataSetup = CSL_MCBSP_DATASETUP_DEFAULTS;
CSL_McbbspDataSetup    txDataSetup = CSL_MCBSP_DATASETUP_DEFAULTS;
CSL_McbbspClkSetup      clkSetup = CSL_MCBSP_CLOCKSETUP_DEFAULTS;
CSL_McbbspGlobalSetup  glbSetup = CSL_MCBSP_GLOBALSETUP_DEFAULTS;
CSL_McbbspMulChSetup    mulChSetup = CSL_MCBSP_MULTICHAN_DEFAULTS;
CSL_Status              status;
...

// Init Successfully done
...
// Open Successfully done
...
hwSetup.global= &glbSetup;
hwSetup.rxdataset = &rxDataSetup;
hwSetup.txdataset= &txDataSetup;
hwSetup.clkset = &clkSetup;
hwSetup.mulCh = &mulChSetup;
hwSetup.emumode= CSL_MCBSP_EMU_FREERUN;
hwSetup.extendSetup=NULL;

status = CSL_mcbbspHwSetup(hMcbbsp, &hwSetup);
...

```

## 11.2.5 CSL\_mcbbspHwSetupRaw

CSL\_Status CSL\_mcbbspHwSetupRaw ( [CSL\\_McbbspHandle](#) *hMcbbsp*,  
[CSL\\_McbbspConfig](#) \* *config*  
)

**Description**

This function initializes the device registers with the register-values provided through the Config Data structure. This configures registers based on a structure of register values, as compared to HwSetup, which configures registers based on structure of bit field values.

---

**Arguments**

<code>hMcbbsp</code>	Handle to the Mcbsp instance
<code>config</code>	Pointer to config structure

**Return Value**

`CSL_Status`

- `CSL_SOK` - Configuration successful
- `CSL_ESYS_BADHANDLE` - Invalid handle
- `CSL_ESYS_INVPARAMS` - Configuration structure is not properly initialized

**Pre Condition**

Both `CSL_mcbbspInit()` and `CSL_mcbbspOpen()` must be called successfully in order before calling this function.

**Post Condition**

The registers of the specified MCBSP instance will be configured according to value passed.

**Modifies**

Hardware registers of the specified MCBSP instance.

**Example**

```
CSL_McbbspHandle    hMcbbsp;
CSL_McbbspConfig    config = CSL_MCBSP_CONFIG_DEFAULTS;
CSL_Status          status;
...
status = CSL_mcbbspHwSetupRaw(hMcbbsp, &config);
...
```

## 11.2.6 CSL\_mcbbspRead

```
CSL_Status CSL_mcbbspRead ( CSL\_McbbspHandle          hMcbbsp,
                           CSL\_McbbspWordLen       wordLen,
                           void *                  data
                           )
```

**Description**

This function reads the data from MCBSP. The word length for the read operation is specified using *wordLen* argument. According to this word length, appropriate amount of data will be read in the data object (variable); the pointer to which is passed as the third argument.

**Arguments**

<code>hMcbbsp</code>	Handle to the Mcbsp instance
<code>wordLen</code>	Word length of data to be read in
<code>data</code>	Pointer to data object (variable) that will hold the read data

**Return Value**

CSL\_Status

- CSL\_SOK – Read data successful
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid
- CSL\_EMCBSP\_INVSIZE - Invalid Word length
- CSL\_ESYS\_INVPARAMS - Invalid data pointer

**Pre Condition**

CSL\_mcbbspInit() and CSL\_mcbbspOpen() must be called successfully in order before calling CSL\_mcbbspRead().

**Post Condition**

None

**Modifies**

MCBSP registers

**Example:**

```

Uint16      inData;
CSL_Status status;
CSL_McbbspHandle hMcbbsp;
// define MCBSP object, HwSetup structure & initialize McBSP
// Init, Open, HwSetup successfully done in that order
...
// MCBSP SRG, Frame sync, RCV taken out of reset in that order
...
status = CSL_mcbbspRead(hMcbbsp,
                        CSL_MCBSP_WORDLEN_16,&inData);
...

```

## 11.2.7 CSL\_mcbbspWrite

CSL_Status CSL_mcbbspWrite	( <a href="#">CSL_McbbspHandle</a> <a href="#">CSL_McbbspWordLen</a> void * )	<i>hMcbbsp,</i> <i>wordLen,</i> <i>data</i>
----------------------------	--	---

**Description**

This function transmits the data from MCBSP. The word length for the write operation is specified using *wordLen* argument. According to this word length, the appropriate amount of data will be transmitted from the data object (variable); the pointer to which is passed as the third argument.

**Arguments**

hMcbbsp	Handle to the Mcbsp instance
wordLen	Word length of data to be transmitted
data	Pointer to data object (variable) that holds the

---

data to be sent out

### Return Value

CSL\_Status

- CSL\_SOK - Write data successful
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid
- CSL\_EMCBSP\_INVSIZE - Invalid word length
- CSL\_ESYS\_INVPARAMS - Invalid data pointer

### Pre Condition

CSL\_mcbbspInit() and CSL\_mcbbspOpen() must be called successfully in order before calling CSL\_mcbbspWrite().

### Post Condition

Data is written to DXR register

### Modifies

McBSP registers

### Example:

```

    Uint16      outData;
    CSL_Status  status;
    CSL_McbbspHandle hMcbbsp;
    ...
    // MCBSP object defined and HwSetup structure defined and
    // initialized
    // Init, Open, HwSetup successfully done in that order
    ...
    // MCBSP SRG, Frame sync, XMT taken out of reset in that order
    ...
    outData = 0x1234;
    status = CSL_mcbbspWrite(hMcbbsp,
                             CSL_MCBSP_WORDLEN_16,&outData);
    ...

```

## 11.2.8 CSL\_mcbbspWrite

```

void CSL_mcbbspWrite      ( CSL\_McbbspHandle      hMcbbsp,
                           CSL_BitMask16             outputSel,
                           Uint16                     outputData
                           )

```

### Description

This function sends the data using MCBSP pin, which is configured as general purpose output. The 16-bit data transmitted is specified by 'outputData' argument. MCBSP pin to use in this write operation is identified by the second argument.

### Arguments

hMcbbsp                      MCBSP handle returned by successful 'open'





- 
- Data read from the pin

**Pre Condition**

CSL\_mcbbspInit() and CSL\_mcbbspOpen() must be called successfully in order before calling CSL\_mcbbspIoRead().

**Post Condition**

None

**Modifies**

None

**Example**

```

    Uint16          inData;
    Uint16          clkx_data;
    Uint16          clkr_data;
    CSL_Status       status;
    CSL_BitMask16    inMask;
    CSL_McbbspHandle hMcbbsp;

    // MCBSP object defined and HwSetup structure defined and
    // initialized

    // Init, Open, HwSetup successfully done in that order
    ...
    inMask = CSL_MCBSP_IO_CLKX | CSL_MCBSP_IO_CLKR;
    inData = CSL_mcbbspIoRead(hMcbbsp, inMask);
    if ((inData & CSL_MCBSP_IO_CLKX) != 0)
        clkx_data = 1;
    else
        clkx_data = 0;
    if ((inData & CSL_MCBSP_IO_CLKR) != 0)
        clkr_data = 1;
    else
        clkr_data = 0;
    ...

```

## 11.2.10 CSL\_mcbbspHwControl

```

CSL_Status CSL_mcbbspHwControl ( CSL\_McbbspHandle      hMcbbsp,
                                CSL\_McbbspControlCmd cmd,
                                void *      arg
                                )

```

**Description**

This function takes an input control command with an optional argument and accordingly controls the operation/configuration of MCBSP.

**Arguments**

hMcbbsp	MCBSP handle returned by successful 'open'
---------	--

---

cmd	Control command
arg	Optional argument as per the control command

**Return Value**

CSL\_Status

- CSL\_SOK - Command successful
- CSL\_ESYS\_INVCMD - The Command passed is invalid
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid
- CSL\_ESYS\_INVPARAMS - The parameter is invalid

**Pre Condition**

CSL\_mcbbspInit() and CSL\_mcbbspOpen() must be called successfully in order before calling CSL\_mcbbspHwControl().

**Post Condition**

Mcbbsp registers are configured according to the command passed.

**Modifies**

McBSP registers determined by the command

**Example**

```

CSL_Status          status;
CSL_BitMask16       ctrlMask;
CSL_McbbspHandle    hMcbbsp;

// MCBSP object defined and HwSetup structure defined and
// initialized

// Init successfully done

// Open successfully done

// HwSetup successfully done

// MCBSP SRG and Frame sync taken out of reset
...
ctrlMask = CSL_MCBSP_CTRL_RX_ENABLE | CSL_MCBSP_CTRL_TX_ENABLE;
status = CSL_mcbbspHwControl(hMcbbsp,
                             CSL_MCBSP_CMD_RESET_CONTROL,
                             &ctrlMask);
...

```

### 11.2.11 CSL\_mcbbspGetHwStatus

```

CSL_Status CSL_mcbbspGetHwStatus ( CSL\_McbbspHandle          hMcbbsp,
                                   CSL\_McbbspHwStatusQuery    myQuery,
                                   void *                      response
                                   )

```

---

**Description**

This function gets the status of different operations or some setup-parameters of MCBSP. The status is returned through the third parameter.

**Arguments**

hMcbbsp	MCBSP handle returned by successful 'open'
myQuery	Query command
response	Response from the query. Pointer to appropriate object corresponding to the query command needs to be passed here

**Return Value**

CSL\_Status

- CSL\_SOK - Query successful
- CSL\_ESYS\_INVQUERY - The Query passed is invalid
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid
- CSL\_ESYS\_INVPARAMS - The parameter is invalid

**Pre Condition**

CSL\_mcbbspInit() and CSL\_mcbbspOpen() must be called successfully in order before calling CSL\_mcbbspGetHwStatus().

**Post Condition**

None

**Modifies**

Third parameter "response" vlaue

**Example**

```

CSL_McbbspHandle    hMcbbsp;
CSL_Status           status;
Uint16               response;

// MCBSP object defined and HwSetup structure defined and
// initialized

// Init successfully done

// Open successfully done
...
status = CSL_mcbbspGetHwStatus(hMcbbsp,
                               CSL_MCBSP_QUERY_DEV_STATUS,
                               &response);
if (response & CSL_MCBSP_RRDY)
{
    // Receiver is ready to with new data
    ...
}
...
```

## 11.2.12 CSL\_mcbbspGetHwSetup

```
CSL_Status CSL_mcbbspGetHwSetup ( CSL\_McbbspHandle      hMcbbsp,
                                   CSL\_McbbspHwSetup * myHwSetup
                                   )
```

### Description

This function gets the status of some or all of the setup-parameters of MCBSP. To get the status of complete MCBSP h/w setup, all the sub-structure pointers inside the main HwSetup structure, should be non-NULL.

### Arguments

<i>hMcbbsp</i>	MCBSP handle returned by successful 'open'
<i>myHwSetup</i>	Pointer to CSL_McbbspHwSetup structure

### Return Value

CSL\_Status

- CSL\_SOK - Get hwsetup successful
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid
- CSL\_ESYS\_INVPARAMS - Invalid setup structure

### Pre Condition

CSL\_mcbbspInit() and CSL\_mcbbspOpen() must be called successfully in order before calling CSL\_mcbbspGetHwSetup().

### Post Condition

The hardware setup structure is populated with the hardware setup parameters.

### Modifies

None

### Example

```
CSL_McbbspHandle      hMcbbsp;
CSL_Status             status;
CSL_McbbspHwSetup      readSetup;
CSL_McbbspGlobalSetup  gblSetup;
CSL_McbbspClkSetup     clkSetup;
CSL_McbbspDataSetup    rxDataSetup;
CSL_McbbspDataSetup    txDataSetup;

// MCBSP object defined and HwSetup structure defined and
// initialized

// Init successfully done

// Open successfully done
...
readSetup.global      = &gblSetup;
readSetup.rxdataset   = &rxDataSetup;
```

---

```
readSetup.txdataset = &txDataSetup;
readSetup.clkset    = &clkSetup;
status = CSL_mcbbspGetHwSetup(hMcbbsp, &readSetup);
...
```

### 11.2.13 CSL\_mcbbspGetBaseAddress

```
CSL_Status CSL_mcbbspGetBaseAddress ( CSL_InstNum      mcbbspNum,
                                     CSL\_McbbspParam * pMcbbspParam,
                                     CSL\_McbbspBaseAddress * pBaseAddress
                                     )
```

#### Description

Function to get the base address of the peripheral instance. This function is used for getting the base address of the peripheral instance. This function will be called inside the CSL\_mcbbspOpen() function call. This function is open for re-implementing if the user wants to modify the base address of the peripheral object to point to a different location and there by allow CSL initiated write/reads into peripheral MMRs go to an alternate location.

#### Arguments

<code>mcbbspNum</code>	Specifies the instance of the MCBSP to be opened
<code>pMcbbspParam</code>	Module specific parameters
<code>pBaseAddress</code>	Pointer to baseaddress structure

#### Return Value

CSL\_Status

- CSL\_SOK - Successfull on getting the base address of McBSP.
- CSL\_ESYS\_FAIL - The instance number is invalid.
- CSL\_ESYS\_INVPARAMS - Invalid parameter

#### Pre Condition

None

#### Post Condition

Base Address structure is populated.

#### Modifies

1. The status variable
2. Base address structure is modified.

#### Example

```
CSL_Status      status;
CSL_McbbspBaseAddress  baseAddress;
...
status = CSL_mcbbspGetBaseAddress(CSL_MCBSP_0, NULL,
                                  &baseAddress);
...
```

## 11.3 Data Structures

This section lists the data structures available in the MCBSP module.

### 11.3.1 CSL\_McbObj

#### Detailed Description

This structure/object holds the context of the instance of MCBSP opened using CSL\_mcbOpen() function. Pointer to this object is passed as MCBSP Handle to all MCBSP CSL APIs. CSL\_mcbOpen() function initializes this structure based on the parameters passed

#### Field Documentation

##### **CSL\_InstNum CSL\_McbObj::perNum**

Instance of MCBSP being referred by this object

##### **CSL\_McbRegsOvly CSL\_McbObj::regs**

Pointer to the register overlay structure of the MCBSP

### 11.3.2 CSL\_McbConfig

#### Detailed Description

This is configuration structure of MCBSP. This is used to configure MCBSP using CSL\_HwSetupRaw function. This is a structure of register values, rather than a structure of register field values like CSL\_McbHwSetup.

#### Field Documentation

##### **volatile Uint32 CSL\_McbConfig::MCR**

Multichannel Control Register

##### **volatile Uint32 CSL\_McbConfig::PCR**

Pin Control Register

##### **volatile Uint32 CSL\_McbConfig::RCERE0**

Receive Channel Enable Register for Partition A and B

##### **volatile Uint32 CSL\_McbConfig::RCERE1**

Receive Channel Enable Register for Partition C and D

##### **volatile Uint32 CSL\_McbConfig::RCERE2**

Receive Channel Enable Register for Partition E and F

##### **volatile Uint32 CSL\_McbConfig::RCERE3**

Receive Channel Enable Register for Partition G and H

##### **volatile Uint32 CSL\_McbConfig::RCR**

Receive Control Register

##### **volatile Uint32 CSL\_McbConfig::SPCR**

Serial Port Control Register

##### **volatile Uint32 CSL\_McbConfig::SRGR**

---

## Sample Rate Generator Register

**volatile Uint32 CSL\_McbspConfig::XCERE0**

Transmit Channel Enable Register for Partition A and B

**volatile Uint32 CSL\_McbspConfig::XCERE1**

Transmit Channel Enable Register for Partition C and D

**volatile Uint32 CSL\_McbspConfig::XCERE2**

Transmit Channel Enable Register for Partition E and F

**volatile Uint32 CSL\_McbspConfig::XCERE3**

Transmit Channel Enable Register for Partition G and H

**volatile Uint32 CSL\_McbspConfig::XCR**

Transmit Control Register

### 11.3.3 CSL\_McbspContext

#### Detailed Description

This contains McBSP specific context information. Present implementation doesn't have any Context information.

#### Field Documentation

**Uint16 CSL\_McbspContext::contextInfo**

McBSP context information. The declaration is just a placeholder for future implementation.

### 11.3.4 CSL\_McbspHwSetup

#### Detailed Description

This is the hardware setup structure for configuring MCBSP using CSL\_mcbpHwSetup() function.

#### Field Documentation

[CSL\\_McbspClkSetup](#)\* **CSL\_McbspHwSetup::clkset**

Clock configuration parameters

[CSL\\_McbspEmu](#) **CSL\_McbspHwSetup::emumode**

Emulation mode parameters

**void\* CSL\_McbspHwSetup::extendSetup**

Any extra parameters, for future use

[CSL\\_McbspGlobalSetup](#)\* **CSL\_McbspHwSetup::global**

Global configuration parameters

[CSL\\_McbspMulChSetup](#)\* **CSL\_McbspHwSetup::mulCh**

Multichannel mode configuration parameters

[CSL\\_McbspDataSetup](#)\* **CSL\_McbspHwSetup::rxdataset**

RCV data setup related parameters

[CSL\\_McbspDataSetup](#)\* **CSL\_McbspHwSetup::txdataset**



---

XMT data setup related parameters

### 11.3.5 CSL\_McbspParam

#### Detailed Description

This contains the MCBSP specific parameters. Present implementation doesn't have any specific parameters.

#### Field Documentation

##### **CSL\_BitMask16 CSL\_McbspParam::flags**

Bit mask to be used for module specific parameters. The declaration is just a placeholder for future implementation.

### 11.3.6 CSL\_McbspBaseAddress

#### Detailed Description

This will have the base-address information for the peripheral instance

#### Field Documentation

##### **CSL\_McbspRegsOvly CSL\_McbspBaseAddress::regs**

Base-address of the Configuration registers of MCBSP

### 11.3.7 CSL\_McbspBlkAssign

#### Detailed Description

Pointer to this structure is used as the third argument in CSL\_mcbspHwControl() for block assignment in multichannel mode

#### Field Documentation

##### [CSL\\_McbspBlock](#) **CSL\_McbspBlkAssign::block**

Block to choose

##### [CSL\\_McbspPartition](#) **CSL\_McbspBlkAssign::partition**

Partition to choose

### 11.3.8 CSL\_McbspChanControl

#### Detailed Description

Pointer to this structure is used as the third argument in CSL\_mcbspHwControl() for channel control operations (Enable/Disable TX/RX) in multichannel mode.

#### Field Documentation

##### **UInt16 CSL\_McbspChanControl::channelNo**

Channel number to control

##### [CSL\\_McbspChCtrl](#) **CSL\_McbspChanControl::operation**

Control operation

### 11.3.9 CSL\_McbspDataSetup

#### Detailed Description

---

This is a sub-structure in `CSL_McbspHwSetup`. This structure is used for configuring input/output data related parameters.

#### Field Documentation

[CSL\\_McbspCompand](#) `CSL_McbspDataSetup::compand`  
Companding options

[CSL\\_McbspDataDelay](#) `CSL_McbspDataSetup::dataDelay`  
Data delay in number of bits

**UInt16** `CSL_McbspDataSetup::frmLength1`  
Number of words per frame in phase 1

**UInt16** `CSL_McbspDataSetup::frmLength2`  
Number of words per frame in phase 2

[CSL\\_McbspFrmSync](#) `CSL_McbspDataSetup::frmSyncIgn`  
Frame Sync ignore

[CSL\\_McbspPhase](#) `CSL_McbspDataSetup::numPhases`  
Number of phases in a frame

[CSL\\_McbspRjustDxena](#) `CSL_McbspDataSetup::rjust_dxenable`  
Controls DX delay for XMT or sign-extension and justification for RCV

[CSL\\_McbspWordLen](#) `CSL_McbspDataSetup::wordLength1`  
Number of bits per word in phase 1

[CSL\\_McbspWordLen](#) `CSL_McbspDataSetup::wordLength2`  
Number of bits per word in phase 2

[CSL\\_McbspBitReversal](#) `CSL_McbspDataSetup::wordReverse`  
32-bit reversal feature

[CSL\\_McbspIntMode](#) `CSL_McbspDataSetup::IntEvent`  
Interrupt event mask

### 11.3.10 CSL\_McbspClkSetup

#### Detailed Description

This is a sub-structure in `CSL_McbspHwSetup`. This structure is used for configuring Clock and Frame Sync generation parameters.

#### Field Documentation

[CSL\\_McbspTxRxClkMode](#) `CSL_McbspClkSetup::clkRxMode`  
RCV clock mode

[CSL\\_McbspClkPol](#) `CSL_McbspClkSetup::clkRxPolarity`  
RCV clock polarity

[CSL\\_McbspTxRxClkMode](#) `CSL_McbspClkSetup::clkTxMode`  
XMT clock mode

---

[CSL\\_McbSpClkPol](#) **CSL\_McbSpClkSetup::clkTxPolarity**  
XMT clock polarity

[CSL\\_McbSpFsClkMode](#) **CSL\_McbSpClkSetup::frmSyncRxMode**  
RCV frame sync mode

[CSL\\_McbSpFsPol](#) **CSL\_McbSpClkSetup::frmSyncRxPolarity**  
RCV frame sync polarity

[CSL\\_McbSpFsClkMode](#) **CSL\_McbSpClkSetup::frmSyncTxMode**  
XMT frame sync mode

[CSL\\_McbSpFsPol](#) **CSL\_McbSpClkSetup::frmSyncTxPolarity**  
XMT frame sync polarity

**UInt16 CSL\_McbSpClkSetup::srgClkDivide**  
SRG divide-down ratio

[CSL\\_McbSpClkPol](#) **CSL\_McbSpClkSetup::srgClkPolarity**  
SRG clock polarity

[CSL\\_McbSpClkSyncMode](#) **CSL\_McbSpClkSetup::srgClkSync**  
SRG clock synchronization mode

**UInt16 CSL\_McbSpClkSetup::srgFrmPeriod**  
SRG frame sync period

**UInt16 CSL\_McbSpClkSetup::srgFrmPulseWidth**  
SRG frame sync pulse width

[CSL\\_McbSpSrgClk](#) **CSL\_McbSpClkSetup::srgInputClkMode**  
SRG input clock mode

[CSL\\_McbSpTxFsMode](#) **CSL\_McbSpClkSetup::srgTxFrmSyncMode**  
SRG XMT frame-synchronization mode

### 11.3.11 CSL\_McbSpGlobalSetup

#### Detailed Description

This is a sub-structure in *CSL\_McbSpHwSetup*. This structure is used for configuring the parameters global to MCBSP

#### Field Documentation

[CSL\\_McbSpClkStp](#) **CSL\_McbSpGlobalSetup::clkStopMode**  
Clock stop mode

[CSL\\_McbSpDlbMode](#) **CSL\_McbSpGlobalSetup::dlbMode**  
Digital Loopback mode

[CSL\\_McbSpIOMode](#) **CSL\_McbSpGlobalSetup::ioEnableMode**  
XMT and RCV IO enable bit

---

### 11.3.12 CSL\_McbspMulChSetup

#### Detailed Description

This is a sub-structure in *CSL\_McbspHwSetup*. This structure is used for configuring Multichannel mode parameters

#### Field Documentation

**Uint16 CSL\_McbspMulChSetup::rxMulChSel**

RCV multichannel selection mode

[CSL\\_McbspPABlk](#) **CSL\_McbspMulChSetup::rxPartABlk**

RCV partition A block

[CSL\\_McbspPBBIk](#) **CSL\_McbspMulChSetup::rxPartBBIk**

RCV partition B block

[CSL\\_McbspPartMode](#) **CSL\_McbspMulChSetup::rxPartition**

RCV partition

**Uint16 CSL\_McbspMulChSetup::txMulChSel**

XMT multichannel selection mode

[CSL\\_McbspPABlk](#) **CSL\_McbspMulChSetup::txPartABlk**

XMT partition A block

[CSL\\_McbspPBBIk](#) **CSL\_McbspMulChSetup::txPartBBIk**

XMT partition B block

[CSL\\_McbspPartMode](#) **CSL\_McbspMulChSetup::txPartition**

XMT partition

## 11.4 Enumerations

### 11.4.1 CSL\_McbspWordLen

#### **enum CSL\_McbspWordLen**

This enumeration contains the word lengths supported on MCBSP. Use this symbol for setting Word Length in each Phase for every Frame.

##### **Enumeration values:**

<i>CSL_MCBSP_WORDLEN_8</i>	Word Length for Frame is 8
<i>CSL_MCBSP_WORDLEN_12</i>	Word Length for Frame is 12
<i>CSL_MCBSP_WORDLEN_16</i>	Word Length for Frame is 16
<i>CSL_MCBSP_WORDLEN_20</i>	Word Length for Frame is 20
<i>CSL_MCBSP_WORDLEN_24</i>	Word Length for Frame is 24
<i>CSL_MCBSP_WORDLEN_32</i>	Word Length for Frame is 32

### 11.4.2 CSL\_McbspCompand

#### **enum CSL\_McbspCompand**

MCBSP companding options - Use this symbol to set Companding related options.

##### **Enumeration values:**

<i>CSL_MCBSP_COMPAND_OFF_MSB_FIRST</i>	No companding for msb
<i>CSL_MCBSP_COMPAND_OFF_LSB_FIRST</i>	No companding for lsb
<i>CSL_MCBSP_COMPAND_MULAW</i>	mu-law companding enable for channel
<i>CSL_MCBSP_COMPAND_ALAW</i>	A-law companding enable for channel

### 11.4.3 CSL\_McbspDataDelay

#### **enum CSL\_McbspDataDelay**

Data delay in bits - Use this symbol to set XMT/RCV Data Delay (in bits).

##### **Enumeration values:**

<i>CSL_MCBSP_DATADELAY_0_BIT</i>	Sets XMT/RCV Data Delay is 0
<i>CSL_MCBSP_DATADELAY_1_BIT</i>	Sets XMT/RCV Data Delay is 1
<i>CSL_MCBSP_DATADELAY_2_BITS</i>	Sets XMT/RCV Data Delay is 2

### 11.4.4 CSL\_McbspIntMode

#### **enum CSL\_McbspIntMode**

This enumeration contains McBSP Interrupts modes - Use this symbol to set Interrupt mode (i.e. source of interrupt generation). This symbol is used on both RCV and XMT for RINT and XINT generation mode.

---

**Enumeration values:**

<i>CSL_MCBSP_INTMODE_ON_READY</i>	Interrupt generated on RRDY of RCV or XRDY of XMT
<i>CSL_MCBSP_INTMODE_ON_EOB</i>	Interrupt generated on end of 16-channel block transfer in multichannel mode
<i>CSL_MCBSP_INTMODE_ON_FSYNC</i>	Interrupt generated on frame sync
<i>CSL_MCBSP_INTMODE_ON_SYNCERR</i>	Interrupt generated on synchronization error

## 11.4.5 CSL\_McbspFsClkMode

**enum CSL\_McbspFsClkMode**

Frame sync clock source - Use this symbol to set the frame sync clock source as internal or external.

**Enumeration values:**

<i>CSL_MCBSP_FSCLKMODE_EXTERNAL</i>	Frame sync clock source as external
<i>CSL_MCBSP_FSCLKMODE_INTERNAL</i>	Frame sync clock source as internal

## 11.4.6 CSL\_McbspTxRxClkMode

**enum CSL\_McbspTxRxClkMode**

Clock source - Use this symbol to set the clock source as internal or external.

**Enumeration values:**

<i>CSL_MCBSP_TXRXCLKMODE_EXTERNAL</i>	Clock source as external
<i>CSL_MCBSP_TXRXCLKMODE_INTERNAL</i>	Clock source as internal

## 11.4.7 CSL\_McbspFsPol

**enum CSL\_McbspFsPol**

Frame sync polarity - Use this symbol to set frame sync polarity as active-high or active-low.

**Enumeration values:**

<i>CSL_MCBSP_FSPOL_ACTIVE_HIGH</i>	Frame sync polarity is active-high
<i>CSL_MCBSP_FSPOL_ACTIVE_LOW</i>	Frame sync polarity is active-low

## 11.4.8 CSL\_McbspClkPol

**enum CSL\_McbspClkPol**

Clock polarity - Use this symbol to set XMT or RCV clock polarity as rising or falling edge.

**Enumeration values:**

<i>CSL_MCBSP_CLKPOL_TX_RISING_EDGE</i>	XMT clock polarity is rising edge
<i>CSL_MCBSP_CLKPOL_RX_FALLING_EDGE</i>	RCV clock polarity is falling edge
<i>CSL_MCBSP_CLKPOL_SRG_RISING_EDGE</i>	SRG clock polarity is rising edge
<i>CSL_MCBSP_CLKPOL_TX_FALLING_EDGE</i>	XMT clock polarity is falling edge
<i>CSL_MCBSP_CLKPOL_RX_RISING_EDGE</i>	RCV clock polarity is rising edge

---

**CSL\_MCBSP\_CLKPOL\_SRG\_FALLING\_EDGE**

SRG clock polarity is falling edge

## 11.4.9 CSL\_McbSrgClk

### enum CSL\_McbSrgClk

SRG clock source - Use this symbol to select input clock source for Sample Rate Generator.

#### Enumeration values:

<b>CSL_MCBSP_SRCLK_CLKS</b>	Input clock source for Sample Rate Generator is CLKS pin
<b>CSL_MCBSP_SRCLK_CLKCPU</b>	Input clock source for Sample Rate Generator is CPU

## 11.4.10 CSL\_McbSPTxFsMode

### enum CSL\_McbSPTxFsMode

This enumeration contains XMT Frame Sync generation mode - Use this symbol to set XMT Frame Sync generation mode.

#### Enumeration values:

<b>CSL_MCBSP_TXFSMODE_DXRCOPY</b>	Disables the frame sync generation mode
<b>CSL_MCBSP_TXFSMODE_SRG</b>	Enables the frame sync generation mode

## 11.4.11 CSL\_McbSPiOMode

### enum CSL\_McbSPiOMode

XMT and RCV IO Mode - Use this symbol to Enable/Disable IO Mode for XMT and RCV.

#### Enumeration values:

<b>CSL_MCBSP_IOMODE_TXDIS_RXDIS</b>	Disable the both XMT and RCV IO mode
<b>CSL_MCBSP_IOMODE_TXDIS_RXEN</b>	Disable XMT and enable RCV IO mode
<b>CSL_MCBSP_IOMODE_TXEN_RXDIS</b>	Enable XMT and Disable RCV IO mode
<b>CSL_MCBSP_IOMODE_TXEN_RXEN</b>	Enable XMT and enable RCV IO mode

## 11.4.12 CSL\_McbSPClkStp

### enum CSL\_McbSPClkStp

Clock Stop Mode - Use this symbol to Enable/Disable Clock Stop Mode.

#### Enumeration values:

<b>CSL_MCBSP_CLKSTP_DISABLE</b>	Disable the clock stop mode
<b>CSL_MCBSP_CLKSTP_WITHOUT_DELAY</b>	Enable the clock stop mode with out delay
<b>CSL_MCBSP_CLKSTP_WITH_DELAY</b>	Enable the clock stop mode with delay

### 11.4.13 CSL\_McbspPartMode

#### **enum CSL\_McbspPartMode**

This enumeration contains the multichannel mode partition type - Use this symbol to select the partition type in multichannel mode.

##### **Enumeration values:**

<i>CSL_MCBSP_PARTMODE_2PARTITION</i>	Two partition mode
<i>CSL_MCBSP_PARTMODE_8PARTITION</i>	Eight partition multichannel mode

### 11.4.14 CSL\_McbspPABlk

#### **enum CSL\_McbspPABlk**

Multichannel mode PartitionA block - Use this symbol to assign Blocks to Partition-A in multichannel mode

##### **Enumeration values:**

<i>CSL_MCBSP_PABLK_0</i>	Block 0 for partition A
<i>CSL_MCBSP_PABLK_2</i>	Block 2 for partition A
<i>CSL_MCBSP_PABLK_4</i>	Block 4 for partition A
<i>CSL_MCBSP_PABLK_6</i>	Block 6 for partition A

### 11.4.15 CSL\_McbspPBBlk

#### **enum CSL\_McbspPBBlk**

Multichannel mode PartitionB block - Use this symbol to assign Blocks to Partition-B in multichannel mode

##### **Enumeration values:**

<i>CSL_MCBSP_PBBLK_1</i>	Block 1 for partition B
<i>CSL_MCBSP_PBBLK_3</i>	Block 3 for partition B
<i>CSL_MCBSP_PBBLK_5</i>	Block 5 for partition B
<i>CSL_MCBSP_PBBLK_7</i>	Block 7 for partition B

### 11.4.16 CSL\_McbspEmu

#### **enum CSL\_McbspEmu**

Emulation mode setting - Use this symbol to set the Emulation Mode

##### **Enumeration values:**

<i>CSL_MCBSP_EMU_STOP</i>	Emulation mode stop
<i>CSL_MCBSP_EMU_TX_STOP</i>	Emulation mode TX stop
<i>CSL_MCBSP_EMU_FREERUN</i>	Emulation free run mode



---

## 11.4.17 CSL\_McbspPartition

### enum CSL\_McbspPartition

Multichannel mode Partition select - Use this symbol in multichannel mode to select the Partition for assigning a block to

#### Enumeration values:

<i>CSL_MCBSP_PARTITION_ATX</i>	TX partition for A
<i>CSL_MCBSP_PARTITION_ARX</i>	RX partition for A
<i>CSL_MCBSP_PARTITION_BTX</i>	TX partition for B
<i>CSL_MCBSP_PARTITION_BRX</i>	RX partition for B

## 11.4.18 CSL\_McbspBlock

### enum CSL\_McbspBlock

Multichannel mode Block select - Use this symbol in multichannel mode to select block on which the operation is to be performed

#### Enumeration values:

<i>CSL_MCBSP_BLOCK_0</i>	Block 0 for multichannel mode
<i>CSL_MCBSP_BLOCK_1</i>	Block 1 for multichannel mode
<i>CSL_MCBSP_BLOCK_2</i>	Block 2 for multichannel mode
<i>CSL_MCBSP_BLOCK_3</i>	Block 3 for multichannel mode
<i>CSL_MCBSP_BLOCK_4</i>	Block 4 for multichannel mode
<i>CSL_MCBSP_BLOCK_5</i>	Block 5 for multichannel mode
<i>CSL_MCBSP_BLOCK_6</i>	Block 6 for multichannel mode
<i>CSL_MCBSP_BLOCK_7</i>	Block 7 for multichannel mode

## 11.4.19 CSL\_McbspChCtrl

### enum CSL\_McbspChCtrl

Channel control in multichannel mode Use this symbol to enable/disable a channel in multichannel mode. This is a member of CSL\_McbspChanControl structure, which is input to CSL\_mcbaspHwControl() function for CSL\_MCBSP\_CMD\_CHANNEL\_CONTROL command.

#### Enumeration values:

<i>CSL_MCBSP_CHCTRL_TX_ENABLE</i>	TX enable for multichannel mode
<i>CSL_MCBSP_CHCTRL_TX_DISABLE</i>	TX disable for multichannel mode
<i>CSL_MCBSP_CHCTRL_RX_ENABLE</i>	RX enable for multichannel mode
<i>CSL_MCBSP_CHCTRL_RX_DISABLE</i>	RX disable for multichannel mode

## 11.4.20 CSL\_McbspChType

### enum CSL\_McbspChType

Channel type: TX, RX or both - Use this symbol to select the channel type for CSL\_mcbpHwControl()

#### Enumeration values:

<i>CSL_MCBSP_CHTYPE_RX</i>	Channel type is RX
<i>CSL_MCBSP_CHTYPE_TX</i>	Channel type is TX
<i>CSL_MCBSP_CHTYPE_TXRX</i>	Channel type is TXRX

## 11.4.21 CSL\_McbspDlbMode

### enum CSL\_McbspDlbMode

Digital Loopback mode selection - Use this symbol to enable/disable digital loopback mode

#### Enumeration values:

<i>CSL_MCBSP_DLBMODE_OFF</i>	Disable digital loopback mode
<i>CSL_MCBSP_DLBMODE_ON</i>	Enable digital loopback mode

## 11.4.22 CSL\_McbspPhase

### enum CSL\_McbspPhase

Phase count selection - Use this symbol to select number of phases per frame

#### Enumeration values:

<i>CSL_MCBSP_PHASE_SINGLE</i>	Single phase for frame
<i>CSL_MCBSP_PHASE_DUAL</i>	Dual phase for frame

## 11.4.23 CSL\_McbspFrmSync

### enum CSL\_McbspFrmSync

Frame sync ignore status - Use this symbol to detect or ignore frame synchronization

#### Enumeration values:

<i>CSL_MCBSP_FRMSYNC_DETECT</i>	Detect frame synchronization
<i>CSL_MCBSP_FRMSYNC_IGNORE</i>	Ignore frame synchronization

## 11.4.24 CSL\_McbspRjustDxena

### enum CSL\_McbspRjustDxena

RJUST or DXENA settings - Use this symbol for setting up RCV sign-extension and justification mode or enabling/disabling XMT DX pin delay

#### Enumeration values:

<i>CSL_MCBSP_RJUSTDXENA_RJUST_RZF</i>	RCV setting - right justify, fill MSBs with zeros
<i>CSL_MCBSP_RJUSTDXENA_DXENA_OFF</i>	XMT setting - Delay at DX pin disabled
<i>CSL_MCBSP_RJUSTDXENA_RJUST_RSE</i>	RCV setting - right justify, sign-extend the data into MSBs
<i>CSL_MCBSP_RJUSTDXENA_DXENA_ON</i>	XMT setting - Delay at DX pin enabled
<i>CSL_MCBSP_RJUSTDXENA_RJUST_LZF</i>	RCV setting - left justify, fill LSBs with zeros

## 11.4.25 CSL\_McbspClkgSyncMode

### enum CSL\_McbspClkgSyncMode

CLKG sync mode selection - Use this symbol to enable/disable CLKG synchronization when input CLK source for SRGR is external

#### Enumeration values:

<i>CSL_MCBSP_CLKGSYNCMODE_OFF</i>	Disable CLKG synchronization
<i>CSL_MCBSP_CLKGSYNCMODE_ON</i>	Enable CLKG synchronization

## 11.4.26 CSL\_McbspRstStat

### enum CSL\_McbspRstStat

Tx/Rx reset status - Use this symbol to compare the output of CSL\_mcbpGetHwStatus() for CSL\_MCBSP\_QUERY\_TX\_RST\_STAT and CSL\_MCBSP\_QUERY\_RX\_RST\_STAT queries

#### Enumeration values:

<i>CSL_MCBSP_RSTSTAT_TX_IN_RESET</i>	Disable the XRST bit
<i>CSL_MCBSP_RSTSTAT_RX_IN_RESET</i>	Disable the RRST bit
<i>CSL_MCBSP_RSTSTAT_TX_OUTOF_RESET</i>	Enable the XRST bit
<i>CSL_MCBSP_RSTSTAT_RX_OUTOF_RESET</i>	Enable the RRST bit

## 11.4.27 CSL\_McbspBitReversal

### enum CSL\_McbspBitReversal

McBSP 32-bit reversal feature

---

**Enumeration values:**

<i>CSL_MCBSP_32BIT_REVERS_DISABLE</i>	32-bit reversal disabled
<i>CSL_MCBSP_32BIT_REVERS_ENABLE</i>	32-bit reversal enabled. 32-bit data is received LSB first. Word length should be set for 32-bit operation; else operation undefined

## 11.4.28 CSL\_McbspControlCmd

**enum CSL\_McbspControlCmd**

This is the set of control commands that are passed to `CSL_mcbspHwControl()`, with an optional argument type-casted to `void*`. The arguments, if any, to be passed with each command are specified next to that command.

**Enumeration values:**

<i>CSL_MCBSP_CMD_ASSIGN_BLOCK</i>	Assigns a block to a particular partition in multichannel mode. <b>Parameters:</b> ( <i>CSL_McbspBlkAssign *</i> )
<i>CSL_MCBSP_CMD_CHANNEL_CONTROL</i>	Enables or disables a channel in multichannel mode. <b>Parameters:</b> ( <i>CSL_McbspChanControl *</i> )
<i>CSL_MCBSP_CMD_CLEAR_FRAME_SYNC</i>	Clears frame sync error for XMT or RCV. <b>Parameters:</b> ( <i>CSL_McbspChType *</i> )
<i>CSL_MCBSP_CMD_RESET</i>	Resets all the registers to their power-on default values. <b>Parameters:</b> <i>None</i>
<i>CSL_MCBSP_CMD_RESET_CONTROL</i>	Enable/Disable - Frame Sync, Sample Rate Generator and XMT/RCV Operation. <b>Parameters:</b> ( <i>CSL_BitMask16 *</i> )

## 11.4.29 CSL\_McbspHwStatusQuery

**enum CSL\_McbspHwStatusQuery**

This is the set of query commands to get the status of various operations in McBSP. The arguments, if any, to be passed with each command are specified next to that command.

**Enumeration values:**

<i>CSL_MCBSP_QUERY_CUR_TX_BLK</i>	Queries the current XMT block. <b>Parameters:</b> ( <i>CSL_McbspBlock *</i> )
<i>CSL_MCBSP_QUERY_CUR_RX_BLK</i>	Queries the current RCV block. <b>Parameters:</b> ( <i>CSL_McbspBlock *</i> )

---

<i>CSL_MCBSP_QUERY_DEV_STATUS</i>	<p>Queries the status of RRDY, XRDY, RFULL, XEMPTY, RSYNCERR and XSYNCERR events and returns them in supplied CSL_BitMask16 argument.</p> <p><b>Parameters:</b>  <i>(CSL_BitMask16 *)</i></p>
<i>CSL_MCBSP_QUERY_TX_RST_STAT</i>	<p>Queries XMT reset status.</p> <p><b>Parameters:</b>  <i>(CSL_McbspRstStat *)</i></p> <p><b>Returns:</b>  CSL_SOK</p>
<i>CSL_MCBSP_QUERY_RX_RST_STAT</i>	<p>Queries RCV reset status.</p> <p><b>Parameters:</b>  <i>(CSL_McbspRstStat *)</i></p>

## 11.5 Macros

**#define CSL\_EMCBSP\_INVCNTLCMD (CSL\_EMCBSP\_FIRST - 0)**  
Invalid Control Command

**#define CSL\_EMCBSP\_INVMODE (CSL\_EMCBSP\_FIRST - 5)**  
Invalid mode to conduct operation

**#define CSL\_EMCBSP\_INVPARAMS (CSL\_EMCBSP\_FIRST - 2)**  
Invalid Parameter

**#define CSL\_EMCBSP\_INVQUERY (CSL\_EMCBSP\_FIRST - 1)**  
Invalid Query

**#define CSL\_EMCBSP\_INVSIZE (CSL\_EMCBSP\_FIRST - 3)**  
Invalid Size

**#define CSL\_EMCBSP\_NOTEXIST (CSL\_EMCBSP\_FIRST - 4)**  
'Does not exist'

**#define CSL\_MCBSP\_CLOCKSETUP\_DEFAULTS \**  
{  
    (CSL\_McbbspFsClkMode)CSL\_MCBSP\_FSCLKMODE\_EXTERNAL, \  
    (CSL\_McbbspFsClkMode)CSL\_MCBSP\_FSCLKMODE\_EXTERNAL, \  
    (CSL\_McbbspTxRxClkMode)CSL\_MCBSP\_TXRXCLKMODE\_INTERNAL, \  
    (CSL\_McbbspTxRxClkMode)CSL\_MCBSP\_TXRXCLKMODE\_EXTERNAL, \  
    (CSL\_McbbspFsPol)0, \  
    (CSL\_McbbspFsPol)0, \  
    (CSL\_McbbspClkPol)0, \  
    (CSL\_McbbspClkPol)0, \  
    1, \  
    0x40, \  
    0xFF, \  
    (CSL\_McbbspSrgClk)0, \  
    (CSL\_McbbspClkPol)0, \  
    (CSL\_McbbspTxFsMode)CSL\_MCBSP\_TXFSMODE\_SRG, \  
    (CSL\_McbbspClkgSyncMode)CSL\_MCBSP\_CLKGSYNCMODE\_OFF }  
Clock setup defaults

**#define CSL\_MCBSP\_CONFIG\_DEFAULTS \**  
{ \  
    CSL\_MCBSP\_SPCR\_RESETVAL, \  
    CSL\_MCBSP\_RCR\_RESETVAL, \  
    CSL\_MCBSP\_XCR\_RESETVAL, \  
    CSL\_MCBSP\_SRGR\_RESETVAL, \  
    CSL\_MCBSP\_MCR\_RESETVAL, \  
    CSL\_MCBSP\_RCERE0\_RESETVAL, \  
    CSL\_MCBSP\_XCERE0\_RESETVAL, \  
    CSL\_MCBSP\_PCR\_RESETVAL, \  
    CSL\_MCBSP\_RCERE1\_RESETVAL, \  
    CSL\_MCBSP\_XCERE1\_RESETVAL, \  
    CSL\_MCBSP\_RCERE2\_RESETVAL, \  
    CSL\_MCBSP\_XCERE2\_RESETVAL, \  
    CSL\_MCBSP\_RCERE3\_RESETVAL, \

---

```

    CSL_MCBSP_XCERE3_RESETVAL \
}
Default values for Config structure

#define CSL_MCBSP_CTRL_FSYNC_DISABLE (64)
To disable Frame Sync Generation in resetControl Function

#define CSL_MCBSP_CTRL_FSYNC_ENABLE (16)
To enable Frame Sync Generation in resetControl Function

#define CSL_MCBSP_CTRL_RX_DISABLE (4)
To disable Receiver in resetControl Function

#define CSL_MCBSP_CTRL_RX_ENABLE (1)
To enable Receiver in resetControl Function

#define CSL_MCBSP_CTRL_SRG_DISABLE (128)
To disable Sample Rate Generator in resetControl Function

#define CSL_MCBSP_CTRL_SRG_ENABLE (32)
To enable Sample Rate Generator in resetControl Function

#define CSL_MCBSP_CTRL_TX_DISABLE (8)
To disable Transmitter in resetControl Function

#define CSL_MCBSP_CTRL_TX_ENABLE (2)
To enable Transmitter in resetControl Function

#define CSL_MCBSP_DATASETUP_DEFAULTS \
{
    (CSL_McbbspPhase) CSL_MCBSP_PHASE_SINGLE, \
    (CSL_McbbspWordLen) CSL_MCBSP_WORDLEN_16, \
    1, \
    (CSL_McbbspWordLen) 0, \
    0, \
    (CSL_McbbspFrmSync) CSL_MCBSP_FRMSYNC_DETECT, \
    (CSL_McbbspCompand) CSL_MCBSP_COMPAND_OFF_MSB_FIRST, \
    (CSL_McbbspDataDelay) CSL_MCBSP_DATADELAY_0_BIT, \
    (CSL_McbbspRjustDxena) 0, \
    (CSL_McbbspIntMode) CSL_MCBSP_INTMODE_ON_READY, \
    (CSL_McbbspBitReversal) CSL_MCBSP_32BIT_REVERS_DISABLE }
Data Setup defaults

#define CSL_MCBSP_EMUMODE_DEFAULT CSL_MCBSP_EMU_STOP
Default Emulation mode - Stop

#define CSL_MCBSP_EXTENDSETUP_DEFAULT NULL
Extend Setup default - NULL

#define CSL_MCBSP_GLOBALSETUP_DEFAULTS \
{
    (CSL_McbbspIOMode) CSL_MCBSP_IOMODE_TXDIS_RXDIS, \
    (CSL_McbbspDlbMode) CSL_MCBSP_DLBMODE_OFF, \
    (CSL_McbbspClkStp) CSL_MCBSP_CLKSTP_DISABLE }
Global parameters Setup defaults

```

---

**#define CSL\_MCBSP\_IO\_CLKR (8)**

I/O Pin Input/Output configuration for CLKR Pin

**#define CSL\_MCBSP\_IO\_CLKS (64)**

Not Configurable. Always Input.

**#define CSL\_MCBSP\_IO\_CLKX (1)**

I/O Pin Input/Output configuration for CLKX Pin

**#define CSL\_MCBSP\_IO\_DR (32)**

Not Configurable. Always Input.

**#define CSL\_MCBSP\_IO\_DX (4)**

Not Configurable. Always Output.

**#define CSL\_MCBSP\_IO\_FSR (16)**

I/O Pin Input/Output configuration for FSR Pin

**#define CSL\_MCBSP\_IO\_FSX (2)**

I/O Pin Input/Output configuration for FSX Pin

**#define CSL\_MCBSP\_MULTICHAN\_DEFAULTS \**

```

{
    \
    (CSL_McbbspPartMode)CSL_MCBSP_PARTMODE_2PARTITION, \
    (CSL_McbbspPartMode)CSL_MCBSP_PARTMODE_2PARTITION, \
    (UInt16)0, \
    (UInt16)0, \
    (CSL_McbbspPABlk)CSL_MCBSP_PABLK_0, \
    (CSL_McbbspPBBlk)CSL_MCBSP_PBBLK_1, \
    (CSL_McbbspPABlk)CSL_MCBSP_PABLK_0, \
    (CSL_McbbspPBBlk)CSL_MCBSP_PBBLK_1, \
}

```

Multichannel setup defaults

**#define CSL\_MCBSP\_RFULL 0x0004**

RCV full status

**#define CSL\_MCBSP\_RRDY 0x0001**

RCV ready status

**#define CSL\_MCBSP\_RSYNCERR 0x0010**

RCV frame sync error status

**#define CSL\_MCBSP\_XEMPTY 0x0008**

XMT empty status

**#define CSL\_MCBSP\_XRDY 0x0002**

XMT ready status

**#define CSL\_MCBSP\_XSYNCERR 0x0020**

XMT frame sync error status



---

## 11.6 Typedefs

**typedef struct CSL\_McbspObj\* CSL\_McbspHandle**

This is a pointer to CSL\_McbspObj and is passed as the first parameter to all MCBSP CSL APIs

---

## Chapter 12

### PLLC Module

---

---

---

---

#### Topics

<a href="#"><u>12. 1 Overview</u></a>
<a href="#"><u>12. 2 Functions</u></a>
<a href="#"><u>12. 3 Data Structures</u></a>
<a href="#"><u>12. 4 Enumerations</u></a>
<a href="#"><u>12. 5 Macros</u></a>
<a href="#"><u>12.6 Typedefs</u></a>

---

## 12.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within PLLC module.

The primary PLL controller (PLL1) generates the input clock to the C64x+ megamodule (including the CPU) as well as most of the system peripherals such as the multichannel buffered serial ports (McBSPs) and the external memory interface (EMIF).

The PLL1 controller features a software-programmable PLL multiplier controller (PLLM) and five dividers (PREDIV, D2, D3, D4, and D5). The PLL1 controller uses the device input clock CLKIN1 to generate a system reference clock (SYSREFCLK) and four system clocks (SYSCLK2, SYSCLK3, SYSCLK4, and SYSCLK5). The divider ratio bits of dividers D2 and D3 are fixed. The divider ratio bits of dividers D4 and D5 are programmable through the PLL controller divider registers PLLDIV4 and PLLDIV5 respectively.

The secondary PLL controller generates interface clocks for the Ethernet media access controller (EMAC) and the DDR2 memory controller.

The PLL2 controller features a PLL multiplier controller and one divider (D1). The PLL multiplier is fixed and the divider D1 can be programmed through register PLLDIV1.

## 12.2 Functions

This section lists the functions available in the PLLC module.

### 12.2.1 CSL\_pllInit

**CSL\_Status** **CSL\_pllInit** ( [CSL\\_PllContext](#) \* *pContext* )

#### Description

This is the initialization function for the PLLC CSL. The function must be called before calling any other API from this CSL. This function does not modify any registers or check status. It returns status CSL\_SOK. It has been kept for future use.

#### Arguments

*pContext* Pointer to module-context. As PLLC doesn't have any context based information user is expected to pass NULL.

#### Return Value

CSL\_Status

- CSL\_SOK - Always returns

#### Pre Condition

None

#### Post Condition

None

#### Modifies

None

#### Example

```
CSL_Status      status;
...
status = CSL_pllInit(NULL);
...
```

### 12.2.2 CSL\_pllOpen

[CSL\\_PllHandle](#) **CSL\_pllOpen** ( [CSL\\_PllObj](#) \* *pPllObj*,  
**CSL\_InstNum** *pllNum*,  
[CSL\\_PllParam](#) \* *pPllParam*,  
**CSL\_Status** \* *pStatus*  
)

#### Description

This function populates the peripheral data object for the PLLC instance and returns a handle to the instance. The handle returned by this call is input as an essential argument for rest of the APIs described for this module.

---

**Arguments**

<code>pPllcObj</code>	Pointer to PLLC object.
<code>pllNum</code>	Instance of PLLC to be opened.
<code>pPllcParam</code>	Pointer to module specific parameters.
<code>pStatus</code>	Status of the function call

**Return Value**
`CSL_PllcHandle`

- Valid PLLC handle will be returned if status value is equal to `CSL_SOK`.

**Pre Condition**
`CSL_pllclnit()` must be called successfully before calling this function.

**Post Condition**

1. The status is returned in the status variable. If status returned is

- `CSL_SOK` - Valid PLLC handle is returned
- `CSL_ESYS_FAIL` - The PLLC instance is invalid
- `CSL_ESYS_INVPARAMS` - Invalid parameter

2. PLLC object structure is populated.

**Modifies**

- The status variable
- PLLC object structure

**Example**

```

CSL_Status          status;
CSL_PllcObj         pllObj;
CSL_PllcHandle      hPllc;
...
hPllc = CSL_pllOpen(&pllObj, CSL_PLLC_1, NULL, &status);
...

```

## 12.2.3 CSL\_pllClose

**CSL\_Status CSL\_pllClose** ( [CSL\\_PllcHandle](#) *hPllc* )

**Description**

This function closes the specified instance of PLLC. The device can be re-opened anytime after it has been normally closed if so required.

**Arguments**

<code>hPllc</code>	Handle to the PLLC
--------------------	--------------------

**Return Value**
`CSL_Status`

- 
- CSL\_SOK - Close successful
  - CSL\_ESYS\_BADHANDLE - Invalid handle

**Pre Condition**

Both CSL\_pllcnit() and CSL\_pllOpen() must be called successfully in order before calling this function.

**Post Condition**

None

**Modifies**

The peripheral object structure.

**Example**

```
CSL_PllcHandle    hPllc;
CSL_Status        status;
...

status = CSL_pllClose(hPllc);
...
```

## 12.2.4 CSL\_pllHwSetup

```
CSL_Status CSL_pllHwSetup      ( CSL\_PllcHandle          hPllc,
                                CSL\_PllcHwSetup * hwSetup
                                )
```

**Description**

It configures the PLLC registers as per the values passed in the hardware setup structure.

**Arguments**

hPllc	Handle to the PLLC
hwSetup	Pointer to hardware setup structure

**Return Value**

CSL\_Status

- CSL\_SOK - Hardware setup successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Hardware structure is not properly initialized

**Pre Condition**

Both CSL\_pllcnit() and CSL\_pllOpen() must be called successfully in order before calling this function.

**Post Condition**

PLLC registers of the particular instance are configured according to the hardware setup parameters.

---

**Modifies**  
PLL registers.

**Example**

```

CSL_PllcHandle  hPllc;
CSL_PllcObj     pllObj;
CSL_PllcHwSetup hwSetup = CSL_PLLC_HWSETUP_DEFAULTS_PLL1;
CSL_Status      status;
...

hPllc = CSL_pllOpen(&pllObj, CSL_PLLC_1, NULL, &status);
...

hwSetup.divEnable = (CSL_BitMask32) 0x00000001;
hwSetup.preDiv    = (UInt32)         0x00000002;
hwSetup.pllM      = (UInt32)         0x00000001;

status = CSL_pllHwSetup(hPllc, &hwSetup);
...

```

## 12.2.5 CSL\_pllHwControl

```

CSL_Status CSL_pllHwControl      ( CSL\_PllcHandle           hPllc,
                                   CSL\_PllcHwControlCmd    cmd,
                                   void *                    arg
                                   )

```

**Description**

Takes a command of PLLC with an optional argument and implements it. This function is used to carry out the different operations performed by PLLC. For the list of commands supported and argument type that can be *void\** casted and passed with a particular command refer to `CSL_PllcHwControlCmd`.

**Arguments**

<code>hPllc</code>	Handle to the PLLC instance
<code>cmd</code>	The command to this API indicates the action to be taken on PLLC
<code>arg</code>	An optional argument

**Return Value**

`CSL_Status`

- `CSL_SOK` - Status info return successful.
- `CSL_ESYS_BADHANDLE` - Invalid handle
- `CSL_ESYS_INVCMD` - Invalid command
- `CSL_ESYS_INVPARAMS` - Invalid parameter

---

**Pre Condition**

To change PLLM, PREDIV & PLLDIVn, PLLCTL\_PLEN bit must be in BYPASS mode. Both CSL\_pllclnit() and CSL\_pllOpen() must be called successfully in order before calling this function.

**Post Condition**

PLL registers are configured according to the command and the command arguments. The command determines which registers are modified.

**Modifies**

PLL registers determined by the command.

**Example**

```
CSL_PllcHandle      hPllc;
CSL_Status          status;
CSL_PllcHwControlCmd cmd = CSL_PLLC_CMD_SET_PLLM;
Uint32              arg = 0x00000002;
...

status = CSL_pllHwControl(hPllc, cmd, &arg);
...
```

## 12.2.6 CSL\_pllGetHwStatus

```
CSL_Status CSL_pllGetHwStatus ( CSL\_PllcHandle          hPllc,
                               CSL\_PllcHwStatusQuery      query,
                               void *                      response
                               )
```

**Description**

Gets the status of the different operations of PLLC.

**Arguments**

hPllc	Handle to the PLLC instance
query	The query to be performed
response	Placeholder to return the status

**Return Value**

CSL\_Status

- CSL\_SOK - Status info return successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVQUERY - Invalid query command
- CSL\_ESYS\_INVPARAMS - Invalid parameter

**Pre Condition**

Both CSL\_pllclnit() and CSL\_pllOpen() must be called successfully in order before calling this function



**Post Condition**

None

**Modifies**

The input argument "response" is modified.

**Example**

```

CSL_PllcHandle      hPllc;
CSL_Status          status;
CSL_PllcHwStatusQuery query = CSL_PLLC_QUERY_STATUS;
CSL_BitMask32       response;
...

status = CSL_pllcGetHwStatus(hPllc, query, &response);
...

```

## 12.2.7 CSL\_pllcHwSetupRaw

```

CSL_Status CSL_pllcHwSetupRaw ( CSL\_PllcHandle      hPllc,
                                CSL\_PllcConfig * config
                                )

```

**Description**

This function initializes the device registers with the register-values provided through the config data structure. This configures registers based on a structure of register values, as compared to CSL\_pllcHwSetup (), which configures registers based on structure of bit field values.

**Arguments**

hpll	Handle to the PLLC instance
config	Pointer to config structure

**Return Value**

CSL\_Status

- CSL\_SOK - Configuration successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Configuration is not properly initialized

**Pre Condition**

Both CSL\_pllcInit() and CSL\_pllcOpen() must be called successfully in order before calling this function

**Post Condition**

The registers of the specified PLLC instance will be setup according to input configuration structure values.

**Modifies**

Hardware registers of the specified PLLC instance.

---

**Example**

```

CSL_PllcHandle    hPllc;
CSL_PllcConfig    config = CSL_PLLC_CONFIG_DEFAULTS_PLL1;
CSL_Status        status;
...

status = CSL_pllHwSetupRaw(hPllc, &config);
...

```

## 12.2.8 CSL\_pllGetHwSetup

**CSL\_Status** **CSL\_pllGetHwSetup** ( [CSL\\_PllcHandle](#) *hPllc*,  
[CSL\\_PllcHwSetup](#) \* *hwSetup*  
)

**Description**

It retrieves the hardware setup parameters of the PLLC specified by the given handle.

**Arguments**

<code>hPllc</code>	Handle to the PLLC
<code>hwSetup</code>	Pointer to the hardware setup structure

**Return Value**

`CSL_Status`

- `CSL_SOK` - Retrieving the hardware setup parameters is successful
- `CSL_ESYS_BADHANDLE` - The handle passed is invalid
- `CSL_ESYS_INVPARAMS` - Invalid parameter

**Pre Condition**

Both `CSL_pllInit()` and `CSL_pllOpen()` must be called successfully in order before calling this function.

**Post Condition**

The hardware setup structure is populated with the hardware setup parameters.

**Modifies**

`hwSetup` variable

**Example**

```

CSL_PllcHandle    hPllc;
CSL_PllcHwSetup    hwSetup;
CSL_Status        status;
...
status = CSL_pllGetHwSetup(hPllc, &hwSetup);
...

```

## 12.2.9 CSL\_pllGetBaseAddress

```
CSL_Status CSL_pllGetBaseAddress ( CSL_InstNum      pllNum,
                                   CSL\_PllcParam *  pPllcParam,
                                   CSL\_PllcBaseAddress * pBaseAddress
                                   )
```

### Description

This function is used for getting the base address of the peripheral instance. This function will be called inside the CSL\_pllOpen() function call. This function is open for re-implementing if the user wants to modify the base address of the peripheral object to point to a different location and there by allow CSL initiated write/reads into peripheral MMRs go to an alternate location.

### Arguments

pllNum	Specifies the instance of the PLLC to be opened.
pPllcParam	Pointer to module specific parameters
pBaseAddress	Pointer to base address structure containing base address details.

### Return Value

CSL\_Status

- CSL\_SOK - Successful on getting the base address of PLLC
- CSL\_ESYS\_FAIL - The instance number is invalid.
- CSL\_ESYS\_INVPARAMS - Invalid parameter

### Pre Condition

None

### Post Condition

Base address structure is populated.

### Modifies

1. The status variable
2. Base address structure is modified.

### Example

```
CSL_Status      status;
CSL_PllcBaseAddress  baseAddress;
...
status = CSL_pllGetBaseAddress(CSL_PLLC_1, NULL,
                               &baseAddress);
...
```

## 12.3 Data Structures

This section lists the data structures available in the PLLC module.

### 12.3.1 CSL\_PllcObj

#### Detailed Description

This object contains the reference to the instance of PLLC opened using the *CSL\_pllOpen()*. The pointer to this is passed to all PLLC CSL APIs.

#### Field Documentation

##### **CSL\_InstNum CSL\_PllcObj::pllNum**

This is the instance of PLLC being referred to by this object

##### **CSL\_PllcRegsOnly CSL\_PllcObj::regs**

This is a pointer to the registers of the instance of PLLC referred to by this object

### 12.3.2 CSL\_PllcConfig

#### Detailed Description

Config-structure. Used to configure the PLLC using *CSL\_pllHwSetupRaw()*. This is a structure of register values, rather than a structure of register field values like *CSL\_PllcHwSetup*.

#### Field Documentation

##### **UInt32 CSL\_PllcConfig::PLLCTL**

PLL Control register. This should be configured only for PLLC instance 1

##### **UInt32 CSL\_PllcConfig::PLLDIV1**

PLL Controller Divider 1 register. This should be configured only for PLLC instance 2

##### **UInt32 CSL\_PllcConfig::PLLDIV4**

PLL Controller Divider 4 register. This should be configured only for PLLC instance 1

##### **UInt32 CSL\_PllcConfig::PLLDIV5**

PLL Controller Divider 5 register. This should be configured only for PLLC instance 1

##### **UInt32 CSL\_PllcConfig::PLLM**

PLL Multiplier Control register. This should be configured only for PLLC instance 1

##### **UInt32 CSL\_PllcConfig::PREDIV**

PLL Pre-Divider Control register. This should be configured only for PLLC instance 1

### 12.3.3 CSL\_PllcContext

#### Detailed Description

Module specific context information. Present implementation of PLLC CSL doesn't have any context information.

#### Field Documentation

##### **UInt16 CSL\_PllcContext::contextInfo**

Context information of PLLC CSL. The declaration is just a placeholder for future implementation.

---

### 12.3.4 CSL\_PllcHwSetup

#### Detailed Description

Input parameters for setting up PLL Controller. Used to put PLLC in known useful state

#### Field Documentation

##### **CSL\_BitMask32 CSL\_PllcHwSetup::divEnable**

Divider Enable/Disable.

##### **void\* CSL\_PllcHwSetup::extendSetup**

Setup that can be used for future implementation

##### **UInt32 CSL\_PllcHwSetup::pllDiv1**

PLL Divider 1. This is valid only for PLLC instance 2

##### **UInt32 CSL\_PllcHwSetup::pllDiv4**

PLL Divider 4. This is valid only for PLLC instance 1

##### **UInt32 CSL\_PllcHwSetup::pllDiv5**

PLL Divider 5. This is valid only for PLLC instance 1

##### **UInt32 CSL\_PllcHwSetup::pllM**

PLL Multiplier. This is valid only for PLLC instance 1

##### **UInt32 CSL\_PllcHwSetup::pllMode**

PLL Mode PLL/BYPASS. This is valid only for PLLC instance 1

##### **UInt32 CSL\_PllcHwSetup::preDiv**

Pre-Divider. This is valid only for PLLC instance 1

### 12.3.5 CSL\_PllcParam

#### Detailed Description

Module specific parameters. Present implementation of PLLC CSL doesn't have any module specific parameters.

#### Field Documentation

##### **CSL\_BitMask16 CSL\_PllcParam::flags**

Bit mask to be used for module specific parameters. The declaration is just a placeholder for future implementation.

### 12.3.6 CSL\_PllcBaseAddress

#### Detailed Description

This structure contains the base-address information for the peripheral instance of the PLLC.

#### Field Documentation

##### **CSL\_PllcRegsOvly CSL\_PllcBaseAddress::regs**

Base-address of the configuration registers of the peripheral

---

### **12.3.7 CSL\_PllcDivRatio**

**Detailed Description**

Input parameters for setting up PLL Divide ratio.

**Field Documentation**

**UInt32 CSL\_PllcDivRatio::divNum**

Divider number

**UInt32 CSL\_PllcDivRatio::divRatio**

Divider Ratio

### **12.3.8 CSL\_PllcDivideControl**

**Detailed Description**

Input parameters for enabling PLL Divide ratio

**Field Documentation**

[CSL\\_PllcDivCtrl](#) **CSL\_PllcDivideControl::divCtrl**

Divider Control (Enable/Disable)

**UInt32 CSL\_PllcDivideControl::divNum**

Divider Number

## 12.4 Enumerations

This section lists the enumerations available in the PLLC module.

### 12.4.1 CSL\_PllcPllBypassMode

**enum CSL\_PllcPllBypassMode**

PLLC Bypass Mode

**Enumeration values:**

<i>CSL_PLLC_PLL_BYPASS_MODE</i>	PLL Bypass Mode.
<i>CSL_PLLC_PLL_PLL_MODE</i>	PLL Mode.

### 12.4.2 CSL\_PllcDivCtrl

**enum CSL\_PllcDivCtrl**

Enums for PLL divide enable/ disable

**Enumeration values:**

<i>CSL_PLLC_PLLDIV_DISABLE</i>	PLL Divider Disable
<i>CSL_PLLC_PLLDIV_ENABLE</i>	PLL Divider Enable

### 12.4.3 CSL\_PllcHwControlCmd

**enum CSL\_PllcHwControlCmd**

This is the set of commands that are passed to the *CSL\_pllcHwControl()* with an optional argument type-casted to *void\**. The arguments to be passed with each enumeration (if any) are specified next to the enumeration.

**Enumeration values:**

<i>CSL_PLLC_CMD_PLLCONTROL</i>	Control PLL based on the bits set in the input argument. The least significant 16 bits of the argument should have the value to be assigned to the PLLCTL register and the most significant 16 bits should be the value to be programmed to the PLLCMD register. <b>Parameters:</b> ( <i>CSL_BitMask32 *</i> )
<i>CSL_PLLC_CMD_SET_PLLM</i>	Set PLL multiplier value. <b>Parameters:</b> ( <i>UInt32 *</i> )
<i>CSL_PLLC_CMD_SET_PLLRATIO</i>	Set PLL divide ratio. <b>Parameters:</b> ( <i>CSL_PllcDivRatio *</i> )
<i>CSL_PLLC_CMD_PLLDIV_CONTROL</i>	Enable/disable PLL divider. <b>Parameters:</b> ( <i>CSL_PllcDivideControl *</i> )

---

## 12.4.4 CSL\_PllcHwStatusQuery

### enum CSL\_PllcHwStatusQuery

This is used to get the status of different operations. The status is returned in the argument passed.

#### Enumeration values:

*CSL\_PLLC\_QUERY\_STATUS*

Queries PLL Controller Status.

#### Parameters:

*(CSL\_BitMask32\*)*

*CSL\_PLLC\_QUERY\_SYSCLKSTAT*

Queries PLL SYSCLK Status.

#### Parameters:

*(CSL\_BitMask32\*)*

*CSL\_PLLC\_QUERY\_RESETSTAT*

Queries Reset Type Status.

#### Parameters:

*(CSL\_BitMask32\*)*



## 12.5 Macros

### PLL Controller Status

**#define CSL\_PLLC\_STATUS\_GO CSL\_FMKT (PLLC\_PLLSTAT\_GOSTAT, INPROG)**

Set when GO operation (divide-ratio change and clock alignment) is in progress

### PLLC SYSCLK Status

**#define CSL\_PLLC\_SYSCLKSTAT\_SYS1ON CSL\_FMKT (PLLC\_CKSTAT\_SYS1ON, ON)**

SYSCLK1 is ON

**#define CSL\_PLLC\_SYSCLKSTAT\_SYS2ON CSL\_FMKT (PLLC\_CKSTAT\_SYS2ON, ON)**

SYSCLK2 is ON

**#define CSL\_PLLC\_SYSCLKSTAT\_SYS3ON CSL\_FMKT (PLLC\_CKSTAT\_SYS3ON, ON)**

SYSCLK3 is ON

**#define CSL\_PLLC\_SYSCLKSTAT\_SYS4ON CSL\_FMKT (PLLC\_CKSTAT\_SYS4ON, ON)**

SYSCLK4 is ON

**#define CSL\_PLLC\_SYSCLKSTAT\_SYS5ON CSL\_FMKT (PLLC\_CKSTAT\_SYS5ON, ON)**

SYSCLK5 is ON

### PLLC Last Reset Status

**#define CSL\_PLLC\_RESETSTAT\_MRST CSL\_FMKT (PLLC\_RSTYPE\_MRST, YES)**

Maximum Reset

**#define CSL\_PLLC\_RESETSTAT\_POR CSL\_FMKT (PLLC\_RSTYPE\_POR, YES)**

Power On Reset

**#define CSL\_PLLC\_RESETSTAT\_SRST CSL\_FMKT (PLLC\_RSTYPE\_SRST, YES)**

System/Chip Reset

**#define CSL\_PLLC\_RESETSTAT\_WRST CSL\_FMKT (PLLC\_RSTYPE\_WRST, YES)**

Warm Reset

### PLLC Control Mask

**#define CSL\_PLLC\_CTRL\_BYPASS CSL\_FMKT (PLLC\_PLLCTL\_PLEN, BYPASS)**

PreDiv, PLL, and PostDiv are bypassed. SYSCLK divided down directly from input reference clock refclk

**#define CSL\_PLLC\_CTRL\_ENABLE CSL\_FMKT (PLLC\_PLLCTL\_PLEN, PLL)**

PLL is used. SYSCLK divided down from PostDiv output

**#define CSL\_PLLC\_CTRL\_MUXCTRL\_PORT CSL\_FMKT (PLLC\_PLLCTL\_PLENSRC, NONREGBIT)**

PLEN Mux is controlled by input pflen\_pi. PLLCTL.PLEN is don't care

**#define CSL\_PLLC\_CTRL\_MUXCTRL\_REGBIT CSL\_FMKT (PLLC\_PLLCTL\_PLENSRC, REGBIT)**

PLEN Mux is controlled by PLLCTL.PLEN. pflen\_pi is don't care

---

```
#define CSL_PLLC_CTRL_OPERATIONAL CSL_FMKT (PLLCTL_PLLPWRDN, NO)
Selected PLL Operational
```

```
#define CSL_PLLC_CTRL_POWERDOWN CSL_FMKT (PLLCTL_PLLPWRDN, YES)
Selected PLL Placed in Power Down State
```

```
#define CSL_PLLC_CTRL_RELEASE_RESET CSL_FMKT (PLLCTL_PLLRST, NO)
PLL Reset Released
```

```
#define CSL_PLLC_CTRL_RESET CSL_FMKT (PLLCTL_PLLRST, YES)
PLL Reset Asserted
```

#### **PLL Divider Enable**

```
#define CSL_PLLC_DIVEN_PLLDIV1 (1 << 1)
Enable divider D1 for SYSCLK1
```

```
#define CSL_PLLC_DIVEN_PLLDIV4 (1 << 2)
Enable divider D4 for SYSCLK4
```

```
#define CSL_PLLC_DIVEN_PLLDIV5 (1 << 3)
Enable divider D5 for SYSCLK5
```

```
#define CSL_PLLC_DIVEN_PREDIV (1 << 0)
PREDIV enable
```

#### **Divider Select for SYSCLKs**

```
#define CSL_PLLC_DIVSEL_PLLDIV1 (1)
Divider D1 for SYSCLK1
```

```
#define CSL_PLLC_DIVSEL_PLLDIV4 (2)
Divider D4 for SYSCLK4
```

```
#define CSL_PLLC_DIVSEL_PLLDIV5 (3)
Divider D5 for SYSCLK5
```

```
#define CSL_PLLC_HWSETUP_DEFAULTS_PLL1 \
{ \
    CSL_PLLC_PLL_BYPASS_MODE, \
    (CSL_PLLC_DIVEN_PREDIV | \
    CSL_PLLC_DIVEN_PLLDIV4 | \
    CSL_PLLC_DIVEN_PLLDIV5) , \
    CSL_PLLC_PREDIV_RATIO_RESETVAL + 1, \
    CSL_PLLC_PLLM_PLLM_RESETVAL + 1, \
    0, \
    CSL_PLLC_PLLDIV4_RATIO_RESETVAL + 1, \
    CSL_PLLC_PLLDIV5_RATIO_RESETVAL + 1, \
    NULL \
}
```

Default hardware setup parameters for PLL instance 1.

```
#define CSL_PLLC_HWSETUP_DEFAULTS_PLL2 \
{ \
    0, \
    \
}
```

---

```

    CSL_PLLC_DIVEN_PLLDIV1, \
    0, \
    0, \
    CSL_PLLC_PLLDIV1_RATIO_RESETVAL + 1, \
    0, \
    0, \
    NULL \
}

```

Default hardware setup parameters for PLL instance 2.

```

#define CSL_PLLC_CONFIG_DEFAULTS_PLL1 \
{ \
    CSL_PLLC_PLLCTL_RESETVAL, \
    CSL_PLLC_PLLM_RESETVAL, \
    CSL_PLLC_PREDIV_RESETVAL, \
    0, \
    CSL_PLLC_PLLDIV4_RESETVAL, \
    CSL_PLLC_PLLDIV5_RESETVAL \
}

```

Default values for config structure for PLL instance 1.

```

#define CSL_PLLC_CONFIG_DEFAULTS_PLL2 \
{ \
    0, \
    0, \
    0, \
    CSL_PLLC_PLLDIV1_RESETVAL, \
    0, \
    0 \
}

```

Default values for config structure for PLL instance 2.

```

#define CSL_PLLC_HWSETUP_DEFAULTS_750MHZ \
{ \
    CSL_PLLC_PLL_PLL_MODE, \
    0, \
    0, \
    15, \
    0, \
    0, \
    0, \
    0, \
    NULL \
}

```

Default hardware setup parameters for output clock frequency of 750 MHz , CLKIN = 50MHz

---

```
#define CSL_PLLC_HWSETUP_DEFAULTS_1GHZ \
```

```
{ \
    CSL_PLLC_PLL_PLL_MODE,      \
    0,                          \
    0,                          \
    20,                         \
    0,                          \
    0,                          \
    0,                          \
    NULL                        \
}
```

Default hardware setup parameters for output clock frequency of 1 GHz , CLKIN = 50MHz

---

## 12.6 Typedefs

**typedef CSL\_PllcObj \* CSL\_PllcHandle**

This data type is used to return the handle to the pll functions.

---

## Chapter 13

### SRIO Module

---

---

---

---

#### Topics

<a href="#"><u>13.1 Overview</u></a>
<a href="#"><u>13.2 Functions</u></a>
<a href="#"><u>13.3 Data Structures</u></a>
<a href="#"><u>13.4 Enumerations</u></a>
<a href="#"><u>13.5 Macros</u></a>
<a href="#"><u>13.6 Typedefs</u></a>

---

## 13.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within SRIO module.

*RapidIO™* is a non-proprietary high-bandwidth system level interconnect, it is a packet-switched interconnect intended primarily as an intra-system interface for chip-to-chip and board-to-board communications at Gigabyte-per-second performance levels. Uses for the architecture can be found in connected microprocessors, memory, and memory mapped I/O devices that operate in networking equipment, memory subsystems, and general purpose computing.

Features Supported in SRIO:

- RapidIO Interconnect Specification V1.2 compliant, Errata 1.2
- LP-Serial Specification V1.2 compliant
- 4X Serial RapidIO with auto-negotiation to 1X port, optional operation for (4) 1X ports
- Integrated Clock Recovery with TI SERDES
- Hardware Error handling including CRC
- Differential CML signaling supporting AC and DC coupling
- Support for 1.25, 2.5, and 3.125Gbps rates
- Power-down option for unused ports
- Read, write, write w/response, streaming write, out-going Atomic, maintenance operations
- Shall generate interrupts to the CPU (Doorbell packets and Internal scheduling)
- Support for 8b and 16b device ID
- Support for receiving 34b addresses
- Support for generating 34b, 50b, and 66b addresses
- Support for data sizes: byte, half-word, word, double-word
- Defined as Big Endian
- Direct IO transfers
- Message passing transfers
- Data payloads to 256B
- Single message generation up to 16 packets
- Elastic Store FIFO for clock domain handoff
- Short Run and Long Run compliant
- CBA3.0 compliant – generate DMA BUS commands and data transfers
- Support for Error Management Extensions
- Support for Congestion Control Extensions
- Support for one multi-cast ID

The SRIO CSL supports functional layer API doesnot support the functional layer API for message passing data transfer.

## 13.2 Functions

This section lists the functions available in the SRIO module.

### 13.2.1 CSL\_srioInit

**CSL\_Status** **CSL\_srioInit** ( [CSL\\_SrioContext](#) \* *pContext* )

#### Description

This is the initialization function for the SRIO CSL. The function must be called before calling any other API from this CSL. This function does not modify any registers or check status. It returns status CSL\_SOK. It has been kept for future use.

#### Arguments

*pContext*      Pointer to module-context. As SRIO doesn't have any context based information user is expected to pass NULL.

#### Return Value

CSL\_Status

- CSL\_SOK - Always returns

#### Pre Condition

None

#### Post Condition

The CSL for SRIO is initialized

#### Modifies

None

#### Example

```
CSL_Status      status;
...
status = CSL_srioInit(NULL);
...
```

### 13.2.2 CSL\_srioOpen

[CSL\\_SrioHandle](#) **CSL\_srioOpen** ( [CSL\\_SrioObj](#) \* *pSrioObj*,  
CSL\_InstNum *srioNum*,  
[CSL\\_SrioParam](#) \* *pSrioParam*,  
CSL\_Status \* *pStatus*  
)

#### Description

This function populates the peripheral data object for the SRIO instance and returns a handle to the instance. The handle returned by this call is input as an essential argument for the rest of the APIs described for this module.



### Arguments

<code>pSrioObj</code>	Pointer to SRIO object.
<code>srioNum</code>	Instance of SRIO CSL to be opened. There is one instance of the SRIO available. So, the value for this parameter will be <code>CSL_SRIO</code> always.
<code>pSrioParam</code>	Module specific parameters.
<code>pStatus</code>	Status of the function call

### Return Value

`CSL_SrioHandle`

- Valid SRIO handle will be returned if status value is equal to `CSL_SOK`. Otherwise `NULL` is returned

### Pre Condition

The SRIO must be successfully initialized via `CSL_srioInit ()` before calling this function.

### Post Condition

1. The status is returned in the status variable. If status returned is

- `CSL_SOK` - Valid SRIO handle is returned
- `CSL_ESYS_FAIL` - The SRIO instance is invalid
- `CSL_ESYS_INVPARAMS` – Invalid parameter

2. SRIO object structure is populated.

### Modifies

- The status variable
- SRIO object structure

### Example

```

CSL_Status      status;
CSL_SrioObj     srioObj;
CSL_SrioHandle  hSrio;
...
hSrio = CSL_srioOpen(&srioObj, CSL_SRIO, NULL, &status);
...

```

## 13.2.3 CSL\_srioClose

**CSL\_Status CSL\_srioClose** ( [CSL\\_SrioHandle](#) *hSrio* )

### Description

This function closes the specified instance of SRIO.

### Arguments

---

hSrio	Handle to the SRIO
-------	--------------------

**Return Value**

CSL\_Status

- CSL\_SOK - SRIO is closed successfully
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid

**Pre Condition**

Both *CSL\_srioInit()* and *CSL\_srioOpen()* must be called successfully in order before calling *CSL\_srioClose()*.

**Post Condition**

The SRIO CSL APIs can not be called until the SRIO CSL is reopened again using *CSL\_srioOpen()*.

**Modifies**

The peripheral data object.

**Example**

```
CSL_SrioHandle hSrio;
CSL_Status     status;
...
status = CSL_srioClose(hSrio);
...
```

## 13.2.4 CSL\_srioHwSetup

CSL_Status CSL_srioHwSetup	(	<a href="#">CSL_SrioHandle</a>	<i>hSrio,</i>
		<a href="#">CSL_SrioHwSetup</a>	<i>*hwSetup</i>
	)		

**Description**

It configures the SRIO instance registers as per the values passed in the hardware setup structure.

**Arguments**

hSrio	Handle to the SRIO instance
hwSetup	Pointer to hardware setup structure

**Return Value**

CSL\_Status

- CSL\_SOK - Hardware setup successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Hardware structure is not properly initialized

**Pre Condition**

Both `CSL_srioInit()` and `CSL_srioOpen()` must be called successfully in order before calling this API.

#### Post Condition

The specified instance will be setup according to value passed.

#### Modifies

Hardware registers for the specified instance.

#### Example

```

CSL_SrioHandle      hSrio;
CSL_SrioObj         srioObj;
CSL_SrioHwSetup     hwSetup;
CSL_Status          status;
Uint8               index = 0;

hwSetup.perEn = TRUE;
// Enable loopback operation
hwSetup->periCntlSetup.loopback = 1;

hwSetup->periCntlSetup.bootComplete = 1;

// Enable clocks to all domains
hwSetup->gblEn = 1;

for (index=0; index<9; index++) { /* 9 domains */
    hwSetup->blkEn[index] = 1;    /* Enable each of it */
}
...
hSrio = CSL_srioOpen(&srioObj, CSL_SRIO, NULL, &status);
status = CSL_srioHwSetup(hSrio, &hwSetup);
...

```

### 13.2.5 CSL\_srioHwControl

<b>CSL_Status</b>	<b>CSL_srioHwControl</b>	(	<a href="#"><u>CSL_SrioHandle</u></a>	<i><b>hSrio,</b></i>
			<a href="#"><u>CSL_SrioHwControlCmd</u></a>	<i><b>cmd,</b></i>
			<b>void *</b>	<i><b>arg</b></i>
		)		

#### Description

This function performs various control operations on the SRIO instance, based on the command passed.

#### Arguments

<code>hSrio</code>	Handle to the SRIO instance
<code>cmd</code>	Operation to be performed on the SRIO
<code>arg</code>	Argument specific to the command

### Return Value

CSL\_Status

- CSL\_SOK - Command execution successful.
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVCMD - Invalid command
- CSL\_ESYS\_INVPARAMS – Invalid parameters

### Pre Condition

Both *CSL\_srioInit()* and *CSL\_srioOpen()* must be called successfully in order before calling this API.

### Post Condition

Registers of the SRIO instance are configured according to the command and the command arguments. The command determines which registers are modified.

### Modifies

Registers determined by the command

### Example

```
CSL_SrioHandle    hSrio;
CSL_SrioPortData clearData;
Uint32            mask;
Uint8             index;
...
// for clearing LSU interrupts status [0..3]
index = 1;
mask = CSL_SRIO_LSU_INTR3 | CSL_SRIO_LSU_INTR2 |
       CSL_SRIO_LSU_INTR1 | CSL_SRIO_LSU_INTR0;
clearData.index = index;
clearData.data = mask;
...
CSL_srioHwControl(hSrio, CSL_SRIO_CMD_LSU_INTR_CLEAR, &clearData);
...
```

## 13.2.6 CSL\_srioGetHwStatus

<b>CSL_Status</b>	<b>CSL_srioGetHwStatus</b>	(	<a href="#"><u>CSL_SrioHandle</u></a>	<i>hSrio,</i>
			<a href="#"><u>CSL_SrioHwStatusQuery</u></a>	<i>query,</i>
			<b>void *</b>	<i>response</i>
		)		

### Description

This function is used to get the value of various parameters of the SRIO instance. The value returned depends on the query passed.

### Arguments

hSrio	Handle to the SRIO instance
-------	-----------------------------

---

query	Query to be performed
response	Pointer to buffer to return the data requested by the query passed

**Return Value**

CSL\_Status

- CSL\_SOK - Successful completion of the query
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVQUERY - Query command not supported
- CSL\_ESYS\_INVPARAMS – Invalid parameter

**Pre Condition**

Both *CSL\_srioInit()* and *CSL\_srioOpen()* must be called successfully in order before calling this API

**Post Condition**

None

**Modifies**

The input argument "response" is modified.

**Example**

```

CSL_Status      status;
CSL_SrioHandle  hSrio;
CSL_SrioPidNumber response;
...
status=CSL_srioGetHwStatus(hSrio, CSL_SRIO_QUERY_PID_NUMBER,
                           &response);
...

```

## 13.2.7 CSL\_srioHwSetupRaw

```

CSL_Status CSL_srioHwSetupRaw ( CSL\_SrioHandle      hSrio,
                               CSL\_SrioConfig *    config
                               )

```

**Description**

This function initializes the device registers with the register-values provided through the config data structure. This configures registers based on a structure of register values, as compared to CSL\_SrioHwSetup, which configures registers based on structure of bit field values.

**Arguments**

hSrio	Handle to the SRIO instance
config	Pointer to the config structure containing the device register values

**Return Value**

## CSL\_Status

- CSL\_SOK - Configuration successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Configuration structure pointer is not properly initialized

## Pre Condition

Both `CSL_srioInit()` and `CSL_srioOpen()` must be called successfully in order before calling this API

### Post Condition

The registers of SRIO will be setup according to the values passed through the config structure.

## Modifies

## Hardware registers of SRIO

### Example

```
CSL_SrioHandle hSrio;
CSL_SrioConfig config = CSL_SRIO_CONFIG_DEFAULTS;
CSL_Status      status;
...

status = CSL_srioHwSetupRaw(hSrio, &config);
...
```

### 13.2.8 CSL\_srioGetHwSetup

```
CSL_Status CSL_srioGetHwSetup      ( CSL\_SrioHandle          hSrio,  
                                     CSL\_SrioHwSetup *    hwSetup  
                                     )
```

### Description

It retrieves the hardware setup parameters.

## Arguments

hSrio	Handle to the SRIO instance
hwSetup	Pointer to hardware setup structure

### Return Value

CSL Status

- CSL\_SOK - Hardware setup retrieved
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Invalid parameter

### Pre Condition

Both `CSL_srioInit()` and `CSL_srioOpen()` must be called successfully in order before calling this API.

---

**Post Condition**

The hardware set up structure will be populated with values from the registers.

**Modifies**

None

**Example**

```
CSL_SrioHandle    hSrio;
CSL_Status        status;
CSL_SrioHwSetup   hwSetup;
...
status = CSL_srioGetHwSetup(hSrio, &hwSetup);
...
```

### 13.2.9 CSL\_srioLsuSetup

```
CSL_Status CSL_srioLsuSetup ( CSL\_SrioHandle           hSrio,
                             CSL\_SrioDirectIO\_ConfigXfr * lsuConfig,
                             Uint8                       index
                             )
```

**Description**

Function to configure the LSU module for Direct IO transfer.

**Arguments**

<code>hSrio</code>	Handle to the SRIO instance
<code>lsuConfig</code>	Pointer to the direct IO configuration structure
<code>index</code>	Index to the LSU block number

**Return Value**

CSL\_Status

- CSL\_SOK - Successfully configured the LSU module
- CSL\_ESYS\_BADHANDLE - Invalid handle is passed
- CSL\_ESYS\_INVPARAMS – Invalid parameter

**Pre Condition**

Both *CSL\_srioInit()* and *CSL\_srioOpen()* must be called successfully in order before calling this API

**Post Condition**

The LSU module registers are configured with the passed parameters and the data transfer starts.

**Modifies**

LSU module registers

**Example**

```
extern Uint8                               *src;
```

---

```

extern Uint8                                *dst;

CSL_SrioHandle                             hSrio;
CSL_Status                                 status;
CSL_SrioDirectIO_ConfigXfr                 lsuConfig;
Uint8                                       index;

index = 1;
...

lsuConfig.srcNodeAddr                      = (Uint32)src; /* Source address */
lsuConfig.dstNodeAddr.addressHi = 0;
lsuConfig.dstNodeAddr.addressLo = (Uint32)dst; /* Destination
                                                address */

lsuConfig.byteCnt                         = 256;
lsuConfig.idSize                          = 1;          /* 16 bit device id */
lsuConfig.priority                        = 2;          /* PKT priority is 2 */
lsuConfig.xambs                           = 0; /*Not an extended address */
lsuConfig.dstId                           = 0xABCD;
lsuConfig.intrReq                         = 0;          /* No interrupts */
lsuConfig.pktType                         = 0x54; /* write with no response */
lsuConfig.hopCount                        = 0; /*Valid for maintainance pkt */
lsuConfig.doorbellInfo                    = 0; /* Not a doorbell pkt */
lsuConfig.outPortId                       = 3; /* Tx on Port SELECTED_PORT */
status = CSL_srioLsuSetup(hSrio, &lsuConfig, index);
...

```

### 13.2.10 CSL\_srioGetBaseAddress

```

CSL_Status CSL_srioGetBaseAddress ( CSL_InstNum      srrioNum,
                                   CSL\_SrioParam * pSrioParam,
                                   CSL\_SrioBaseAddress * pBaseAddress
                                   )

```

#### Description

This function gets the base address of the given SRIIO instance. This function will be called inside the CSL\_srioOpen() function call. This function is open for re-implementing if the user wants to modify the base address of the peripheral object to point to a different location and there by allow CSL initiated write/reads into peripheral. MMRs go to an alternate location.

#### Arguments

srrioNum	Specifies the instance of the SRIIO to be opened
pSrioParam	SRIIO module specific parameters
pBaseAddress	Pointer to base address structure containing base address details

#### Return Value

CSL\_Status

- CSL\_SOK - Successfull on getting the base address of SRIIO.



- 
- CSL\_ESYS\_FAIL - SRIO instance is not available.
  - CSL\_ESYS\_INVPARAMS - Invalid Parameters

**Pre Condition**

None

**Post Condition**

Base address structure is populated.

**Modifies**

Base address structure is modified.

**Example**

```
CSL_Status          status;  
CSL_SrioBaseAddress baseAddress;  
...  
status = CSL_SrioGetBaseAddress(CSL_SRIO, NULL, &baseAddress);  
...
```

## 13.3 Data Structures

This section lists the data structures available in the SRIO module.

### 13.3.1 CSL\_SrioObj

#### Detailed Description

Serial Rapid IO object structure.

#### Field Documentation

##### **CSL\_InstNum CSL\_SrioObj::perNum**

Instance of SRIO being referred by this object

##### **CSL\_SrioRegsOvly CSL\_SrioObj::regs**

Pointer to the register overlay structure of the SRIO

### 13.3.2 CSL\_SrioConfig

#### Detailed Description

Config-structure used to configure the SRIO using CSL\_srioHwSetupRaw(). This is a structure of register values, rather than a structure of register field values like CSLSrioHwSetup

#### Field Documentation

##### **UInt32 CSL\_SrioConfig::BASE\_ID**

Base device ID CSR register

##### **UInt32 CSL\_SrioConfig::BLK\_EN[9]**

Block enable registers

##### **UInt32 CSL\_SrioConfig::COMP\_TAG**

Component tag CSR

##### **UInt32 CSL\_SrioConfig::DEVICEID\_REG1**

Device ID register 1

##### **UInt32 CSL\_SrioConfig::DEVICEID\_REG2**

Device ID register 2

##### **UInt32 CSL\_SrioConfig::DOORBELL\_ICCR[4]**

Doorbell interrupt clear registers

##### **UInt32 CSL\_SrioConfig::ERR\_DET**

Logical/Transport layer error detect CSR

##### **UInt32 CSL\_SrioConfig::ERR\_EN**

Logical/Transport layer error enable CSR

##### **UInt32 CSL\_SrioConfig::ERR\_RST\_EVNT\_ICCR**

Error, Reset, and Special event interrupt clear registers

##### **UInt32 CSL\_SrioConfig::FLOW\_CNTL[16]**

Flow control table entry registers

---

**Uint32 CSL\_SrioConfig::GBL\_EN**

Peripheral global enable register

**Uint32 CSL\_SrioConfig::HOST\_BASE\_ID\_LOCK**

Host base device ID lock CSR

**CSL\_SrioHw\_pkt\_fwdRegs CSL\_SrioConfig::HW\_PKT\_FWD[4]**

Packet forwarding registers for 16-bit and 8-bit device IDs

**Uint32 CSL\_SrioConfig::INTDST\_RATE\_CNTL**

INTDST interrupt rate control register for DST 0

**Uint32 CSL\_SrioConfig::IP\_PRESCALAR**

Serial port IP prescalar

[\*\*CSL\\_SrioCfgLsuRegs\*\*](#) **CSL\_SrioConfig::LSU[4]**

LSU registers

**Uint32 CSL\_SrioConfig::LSU\_ICCR**

LSU interrupt clear registers

**Uint32 CSL\_SrioConfig::PCR**

Peripheral control register

**Uint32 CSL\_SrioConfig::PE\_LL\_CTL**

Processing element logical layer control CSR register

**Uint32 CSL\_SrioConfig::PER\_SET\_CNTL**

Peripheral settings control register

[\*\*CSL\\_SrioCfgPortRegs\*\*](#) **CSL\_SrioConfig::PORT[4]**

Port registers

[\*\*CSL\\_SrioCfgPortErrorRegs\*\*](#) **CSL\_SrioConfig::PORT\_ERROR[4]**

Port error CSR

[\*\*CSL\\_SrioCfgPortOptionRegs\*\*](#) **CSL\_SrioConfig::PORT\_OPTION[4]**

Port options CSR

**Uint32 CSL\_SrioConfig::PW\_TGT\_ID**

Port-write target device ID CSR

**Uint32 CSL\_SrioConfig::SERDES\_CFG\_CNTL[4]**

SerDes macros configuration control registers

**Uint32 CSL\_SrioConfig::SERDES\_CFGRX\_CNTL[4]**

SerDes RX channels configuration control registers

**Uint32 CSL\_SrioConfig::SERDES\_CFGTX\_CNTL[4]**

SerDes TX channels configuration control registers

**Uint32 CSL\_SrioConfig::SP\_GEN\_CTL**

Port general control CSR

---

**Uint32 CSL\_SrioConfig::SP\_IP\_DISCOVERY\_TIMER**

Port IP discovery timer in 4x mode

**Uint32 CSL\_SrioConfig::SP\_IP\_MODE**

Port IP mode CSR

**Uint32 CSL\_SrioConfig::SP\_LT\_CTL**

Port link time-out control CSR

**Uint32 CSL\_SrioConfig::SP\_RT\_CTL**

Port link response time-out control CSR

### 13.3.3 CSL\_SrioContext

**Detailed Description**

Module specific context information. Present implementation of SRIO CSL doesn't have any context information.

**Field Documentation**
**Uint16 CSL\_SrioContext::contextInfo**

Context information of SRIO CSL. The declaration is just a placeholder for future implementation.

### 13.3.4 CSL\_SrioHwSetup

**Detailed Description**

Hardware setup structure.

**Field Documentation**
**Uint32 CSL\_SrioHwSetup::blkEn[9]**

Controls reset to logical block n

**Uint32 CSL\_SrioHwSetup::componentTag**

Software defined component Tag for PE (processing element). Useful for devices without device IDs

**Uint32 CSL\_SrioHwSetup::deviceld1**

This value is equal to the value of the RapidIO Base Device ID CSR. The CPU must read the CSR value and set this register, so that out-going packets contain the correct SOURCEID value. This field contains both 16bit and 8bit IDs

**Uint32 CSL\_SrioHwSetup::deviceld2**

This is a secondary supported DeviceID checked against an in-coming packet's DestID field. Typically used for Multi-cast support. This field contains both 16bit and 8bit IDs

**[CSL\\_SrioDevIdConfig](#) CSL\_SrioHwSetup::devIdSetup**

Base device configuration

**[CSL\\_SrioDiscoveryTimer](#) CSL\_SrioHwSetup::discoveryTimer**

Discovery Timer in 4x mode. The discovery-timer allows time for the link partner to enter its DISCOVERY state and if the link partner is supporting 4x mode, for all 4 lanes to be aligned

**Uint16 CSL\_SrioHwSetup::flowCntlId[16]**

Destination ID of flow n

**UInt8 CSL\_SrioHwSetup::flowCntlIdLen[16]**

Selects flow control ID length

**Bool CSL\_SrioHwSetup::gblEn**

Controls reset to all clock domains within the peripheral

**UInt32 CSL\_SrioHwSetup::lgclTransErrEn**

Enable/disable logical/transport layer errors. Macros can be OR'ed to get the value to pass the argument

**[CSL\\_SrioAddrSelect](#) CSL\_SrioHwSetup::peLIAddrCtrl**

Sets the number of address bits generated by the PE as a source and processed by the PE as the target of an operation

**Bool CSL\_SrioHwSetup::perEn**

Peripheral enable. Controls the flow of data in the logical layer of the peripheral

**[CSL\\_SrioControlSetup](#) CSL\_SrioHwSetup::periCntlSetup**

This is used to hold the information for local SRIO's control setup

**[CSL\\_SrioPktFwdCntl](#) CSL\_SrioHwSetup::pktFwdCntl[4]**

Sets the boundaries for device IDs that are part of the chain and the packet can be forwarded to

**UInt32 CSL\_SrioHwSetup::portCntlIndpEn[4]**

Port control independent error reporting enable. Macros can be OR'ed to get the value

**[CSL\\_SrioPortCntlConfig](#) CSL\_SrioHwSetup::portCntlSetup[4]**

Port control configuration

**[CSL\\_SrioPortErrConfig](#) CSL\_SrioHwSetup::portErrSetup[4]**

Port error configuration

**[CSL\\_SrioPortGenConfig](#) CSL\_SrioHwSetup::portGenSetup**

Port General configuration

**UInt32 CSL\_SrioHwSetup::portIpModeSet**

This configures the SP\_IP\_MODE register

**UInt32 CSL\_SrioHwSetup::portIpPrescalar**

This configures the SP\_IP\_PRESCALE register

**[CSL\\_SrioPwTimer](#) CSL\_SrioHwSetup::pwTimer**

Port-Write Timer. The timer defines a period to repeat sending an error reporting Port-Write request for software assistance. The timer is stopped by software writing to the error detect registers.

**CSL\_SrioSerDesPllCfg CSL\_SrioHwSetup::serDesPllCfg[4]**

General Purpose I/O bits can be used to control any SerDes PLL control functions. Mapping of GPIO bits is device specific based on the SERDES macro that is implemented

**CSL\_SrioSerDesRxCfg CSL\_SrioHwSetup::serDesRxChannelCfg[4]**

SERDES RX channel configure

**CSL\_SrioSerDesTxCfg CSL\_SrioHwSetup::serDesTxChannelCfg[4]**

---

SERDES TX channel configure

**CSL\_SrioSilenceTimer CSL\_SrioHwSetup::silenceTimer[4]**

Silence timer. Defines the time of the port in the SILENT state

### 13.3.5 CSL\_SrioParam

**Detailed Description**

Module specific parameters. Present implementation of SRIO CSL doesn't have any module specific parameters.

**Field Documentation**
**CSL\_BitMask16 CSL\_SrioParam::flags**

Bit mask to be used for module specific parameters. The declaration is just a place-holder for future implementation.

### 13.3.6 CSL\_SrioBaseAddress

**Detailed Description**

This structure contains the base-address information for the peripheral instance.

**Field Documentation**
**CSL\_SrioRegsOvly CSL\_SrioBaseAddress::regs**

Base-address of the configuration registers of the peripheral

### 13.3.7 CSL\_SrioCfgLsuRegs

**Detailed Description**

This structure contains the control and congestion flow mask registers for the configuration of Load/Store module in SRIO.

**Field Documentation**
**UInt32 CSL\_SrioCfgLsuRegs::LSU\_FLOW\_MASKS**

Core LSU congestion control flow mask register

**UInt32 CSL\_SrioCfgLsuRegs::LSU\_REG0**

LSU control register 0

**UInt32 CSL\_SrioCfgLsuRegs::LSU\_REG1**

LSU control register 1

**UInt32 CSL\_SrioCfgLsuRegs::LSU\_REG2**

LSU control register 2

**UInt32 CSL\_SrioCfgLsuRegs::LSU\_REG3**

LSU control register 3

**UInt32 CSL\_SrioCfgLsuRegs::LSU\_REG4**

LSU control register 4

### 13.3.8 CSL\_SrioCfgPortRegs

**Detailed Description**

---

This structure contains port configuration CSR registers.

#### Field Documentation

**UInt32 CSL\_SrioCfgPortRegs::SP\_ACKID\_STAT**

Port local ACK ID status CSR

**UInt32 CSL\_SrioCfgPortRegs::SP\_CTL**

Port control CSR

**UInt32 CSL\_SrioCfgPortRegs::SP\_ERR\_STAT**

Port error and status CSR

**UInt32 CSL\_SrioCfgPortRegs::SP\_LM\_REQ**

Port link maintenance request CSR

### 13.3.9 CSL\_SrioCfgPortErrorRegs

#### Detailed Description

This structure contains port error configuration CSR registers.

#### Field Documentation

**UInt32 CSL\_SrioCfgPortErrorRegs::SP\_ERR\_DET**

Port error detect CSR

**UInt32 CSL\_SrioCfgPortErrorRegs::SP\_ERR\_RATE**

Port error rate CSR

**UInt32 CSL\_SrioCfgPortErrorRegs::SP\_ERR\_THRESH**

Port error rate threshold CSR

**UInt32 CSL\_SrioCfgPortErrorRegs::SP\_RATE\_EN**

Port error enable CSR

### 13.3.10 CSL\_SrioCfgPortOptionRegs

#### Detailed Description

This structure contains port error configuration CSR registers.

#### Field Documentation

**UInt32 CSL\_SrioCfgPortOptionRegs::SP\_CS\_TX**

Port control symbol transmit register

**UInt32 CSL\_SrioCfgPortOptionRegs::SP\_CTL\_INDEP**

Port control independent register

**UInt32 CSL\_SrioCfgPortOptionRegs::SP\_MULT\_EVNT\_CS**

Port multicast-event control symbol request register

**UInt32 CSL\_SrioCfgPortOptionRegs::SP\_RST\_OPT**

Port reset option CSR

**UInt32 CSL\_SrioCfgPortOptionRegs::SP\_SILENCE\_TIMER**

Port silence timer register

### 13.3.11 CSL\_SrioControlSetup

#### Detailed Description

This structure contains the control parameters of SRIO.

#### Field Documentation

##### **Bool CSL\_SrioControlSetup::bootComplete**

Controls ability to write any register during initialization. It also includes read only registers during normal mode of operation that have application defined reset value. 0 - write enabled, 1 - write to read only registers disabled. Usually the boot\_complete is asserted once after reset to define power on configuration

##### [CSL\\_SrioBufMode](#) **CSL\_SrioControlSetup::bufferMode**

UDI buffering setup (priority versus port)

##### [CSL\\_SrioBusTransPriority](#) **CSL\_SrioControlSetup::busTransPriority**

Internal bus transaction priority

##### **Bool CSL\_SrioControlSetup::loopback**

0 - Normal operation, 1 - Loop back. Transmit data to receive on the same port. Packet data is looped back in the digital domain before the SerDes macros

##### **Uint8 CSL\_SrioControlSetup::pllEn**

SERDES macros PLL enable/disable. Enable/disable macros are OR' ed to get the value

##### [CSL\\_SrioClkDiv](#) **CSL\_SrioControlSetup::prescalar**

Internal clock frequency pre-scalar, used to drive the request to response timers

##### **Bool CSL\_SrioControlSetup::swMemSleepOverride**

Puts the memories in either in sleep mode or in awake mode, while in shutdown

##### [CSL\\_SrioTxPriorityWm](#) **CSL\_SrioControlSetup::txPriority0Wm**

Sets the required number of logical layer TX buffers needed to send priority 0 packets across the UDI interface

##### [CSL\\_SrioTxPriorityWm](#) **CSL\_SrioControlSetup::txPriority1Wm**

Sets the required number of logical layer TX buffers needed to send priority 1 packets across the UDI interface

##### [CSL\\_SrioTxPriorityWm](#) **CSL\_SrioControlSetup::txPriority2Wm**

Sets the required number of logical layer TX buffers needed to send priority 2 packets across the UDI interface

### 13.3.12 CSL\_SrioDevInfo

#### Detailed Description

This structure contains SRIO vendor related information.

#### Field Documentation

##### **Uint16 CSL\_SrioDevInfo::devId**

Identifies the vendor specific type of device



---

**UInt32 CSL\_SrioDevInfo::devRevision**

Vendor supplied device revision

**UInt16 CSL\_SrioDevInfo::devVendorId**

Device vendor ID assigned by RapidIO<sup>TA</sup>

### 13.3.13 CSL\_SrioAssyInfo

**Detailed Description**

This structure contains the information about SRIO assembly.

**Field Documentation**
**UInt16 CSL\_SrioAssyInfo::assyId**

Identifies the vendor specific type of assembly

**UInt16 CSL\_SrioAssyInfo::assyRevision**

Vendor supplied assembly revision

**UInt16 CSL\_SrioAssyInfo::assyVendorId**

Assembly vendor ID assigned by RapidIO TA

### 13.3.14 CSL\_SrioCntlSym

**Detailed Description**

This structure contains control symbols used for packet acknowledgment.

**Field Documentation**
**UInt8 CSL\_SrioCntlSym::cmd**

Used in conjunction with stype1 encoding to define the link maintenance commands

**Bool CSL\_SrioCntlSym::emb**

When set, force the outbound flow to insert control symbol into packet. Used in debug mode

**UInt8 CSL\_SrioCntlSym::par0**

Used in conjunction with stype0 encoding

**UInt8 CSL\_SrioCntlSym::par1**

Used in conjunction with stype0 encoding

**UInt8 CSL\_SrioCntlSym::stype0**

Encoding for control symbol that make use of parameters PAR\_0 and PAR\_1

**UInt8 CSL\_SrioCntlSym::stype1**

Encoding for control symbol that make use of parameter CMD

<b>CSL_SrioPortNum CSL_SrioCntlSym:: portNum</b>
--

Port number

### 13.3.15 CSL\_SrioLogTrErrInfo

**Detailed Description**

This structure contains captured error information of logical/transport layer.

---

**Field Documentation**
**UInt16 CSL\_SrioLogTrErrInfo::destId**

The destination ID associated with the error

**UInt32 CSL\_SrioLogTrErrInfo::errAddrHi**

The address associated with the error (only valid for devices supporting 66 and 50 bit addresses)

**UInt32 CSL\_SrioLogTrErrInfo::errAddrLo**

The address associated with the error (only valid for devices supporting 66 and 50 bit addresses)

**UInt8 CSL\_SrioLogTrErrInfo::ftype**

Format type associated with the error

**UInt16 CSL\_SrioLogTrErrInfo::impSpecific**

Implementation specific information associated with the error

**UInt16 CSL\_SrioLogTrErrInfo::srcId**

The source ID associated with the error

**UInt8 CSL\_SrioLogTrErrInfo::tType**

Transaction type associated with the error

**UInt8 CSL\_SrioLogTrErrInfo::xambs**

Extended address bits of the address associated with the error

### 13.3.16 CSL\_SrioPortData

**Detailed Description**

This structure is used to hold the configuration/status information of different SRIO ports.

**Field Documentation**
**CSL\_BitMask32 CSL\_SrioPortData::data**

Desired information in the registers

**UInt32 CSL\_SrioPortData::index**

Port selection

### 13.3.17 CSL\_SrioPortGenConfig

**Detailed Description**

This structure contains information to configure port.

**Field Documentation**
**Bool CSL\_SrioPortGenConfig::hostEn**

A Host device enable 0b0 - agent or slave device 0b1 - host device

**Bool CSL\_SrioPortGenConfig::masterEn**

It controls whether or not a device is allowed to issue requests into the system. If the Master Enable is not set, the device may only respond to requests

**UInt32 CSL\_SrioPortGenConfig::portLinkTimeout**

Timeout value for all ports on the device. This timeout is for link events such as sending a packet to receiving the corresponding ACK

**UInt32 CSL\_SrioPortGenConfig::portRespTimeout**

Timeout value for all ports on the device. This timeout is for sending a packet to receiving the corresponding response packet

### 13.3.18 CSL\_SrioPortCntlConfig

**Detailed Description**

This structure contains information to configure port parameters.

**Field Documentation**
**Bool CSL\_SrioPortCntlConfig::dropPktEn**

Enabling this bit causes the port to drop packets that are acknowledged with a packet-not-accepted control symbol when the error failed threshold is exceeded

**Bool CSL\_SrioPortCntlConfig::errCheckDis**

Disables/Enables all RapidIO transmission error checking

**Bool CSL\_SrioPortCntlConfig::inPortEn**

Input port receive enable. Controls input port to respond to any packet

**Bool CSL\_SrioPortCntlConfig::multicastRcvEn**

Disables/Enables the multicast event reception on this port

**Bool CSL\_SrioPortCntlConfig::outPortEn**

Controls output port to issue any packets and control symbols

**Bool CSL\_SrioPortCntlConfig::portDis**

Controls port receivers/drivers to receive/transmit to any packets or control symbols

**Bool CSL\_SrioPortCntlConfig::portLockoutEn**

When the bit is set the port is stopped and is not enabled to issue or receive any packets

**CSL\_SrioPortWidthOverride CSL\_SrioPortCntlConfig::portWidthOverride**

Soft port configuration to override the hardware size

**Bool CSL\_SrioPortCntlConfig::stopOnPortFailEn**

Enabling this bit causes the port to stop attempting to send packets to the connected device when the output failed-encountered bit is set.

### 13.3.19 CSL\_SrioPortErrConfig

**Detailed Description**

This structure contains information to configure port error enable and error rate thresholds.

**Field Documentation**
**UInt32 CSL\_SrioPortErrConfig::portErrRateEn**

Enable/disable port error interrupts. Macros can be OR'ed to get the value to pass the argument

---

**UInt8 CSL\_SrioPortErrConfig::portErrRtDegrdThresh**

The threshold value for reporting an error condition due to a degrading link

**UInt8 CSL\_SrioPortErrConfig::portErrRtFldThresh**

The threshold value for reporting an error condition due to a possibly broken link

**CSL\_SrioErrRtNum CSL\_SrioPortErrConfig::portErrRtRec**

Limit value to the error rate counter above the failed threshold trigger

**CSL\_SrioErrRtBias CSL\_SrioPortErrConfig::prtErrRtBias**

The error rate bias value

### 13.3.20 CSL\_SrioPidNumber

**Detailed Description**

This structure is used to return the contents of the Peripheral Identification register, which has the versioning information, used to identify the specific SRIO peripheral.

**Field Documentation**
**UInt8 CSL\_SrioPidNumber::srioClass**

Identifies the class of peripheral

**UInt8 CSL\_SrioPidNumber::srioRevision**

Identifies the revision of SRIO

**UInt8 CSL\_SrioPidNumber::srioType**

Identifies the type of peripheral

### 13.3.21 CSL\_SrioDevIdConfig

**Detailed Description**

This structure contains base device configuration parameters.

**Field Documentation**
**UInt16 CSL\_SrioDevIdConfig::hostBaseDevId**

This is the base ID for the Host PE that is initializing this PE (processing element)

**UInt16 CSL\_SrioDevIdConfig::largeTrBaseDevId**

This is the base ID of the device in a large common transport system (Only valid for end points, and if bit 4 of the PEFTR register is set)

**UInt8 CSL\_SrioDevIdConfig::smallTrBaseDevId**

This is the base ID of the device in small common transport system (End points only)

### 13.3.22 CSL\_SrioBlkEn

**Detailed Description**

This structure is used to enable/disable the blocks within the SRIO peripheral.

**Field Documentation**
**Bool CSL\_SrioBlkEn::block0**

Enable/disable MMR non-Reset/PD control Registers (Logical Block 0)

---

**Bool CSL\_SrioBlkEn::block1**

Enable/disable LSU (Direct I/O Initiator)

**Bool CSL\_SrioBlkEn::block2**

Enable/disable MAU (Direct I/O Target)

**Bool CSL\_SrioBlkEn::block3**

Enable/disable TXU (Message Passing Initiator)

**Bool CSL\_SrioBlkEn::block4**

Enable/disable RXU (Message Passing Target)

**Bool CSL\_SrioBlkEn::block5**

Enable/disable Port 0 Data path

**Bool CSL\_SrioBlkEn::block6**

Enable/disable Port 1 Data path

**Bool CSL\_SrioBlkEn::block7**

Enable/disable port 2 Data path

**Bool CSL\_SrioBlkEn::block8**

Enable/disable Port 3 Data path

### 13.3.23 CSL\_SrioPktFwdCntl

#### Detailed Description

This structure is used to configure hardware packet forwarding.

#### Field Documentation

**UInt16 CSL\_SrioPktFwdCntl::largeLowBoundDevId**

Lower 16-bit Device ID boundary. Destination ID lower than this number cannot use the table entry

**UInt16 CSL\_SrioPktFwdCntl::largeUpBoundDevId**

Upper 16-bit Device ID boundary. Destination ID above this range cannot use the table entry

**[CSL\\_SrioPortNum](#) CSL\_SrioPktFwdCntl::outBoundPort**

Output port number for packet's whose destination ID falls within the 8b or 16b range for this table entry

**UInt8 CSL\_SrioPktFwdCntl::smallLowBoundDevId**

Lower 8-bit Device ID boundary. Destination ID lower than this number cannot use the table entry

**UInt8 CSL\_SrioPktFwdCntl::smallUpBoundDevId**

Upper 8-bit Device ID boundary. Destination ID above this range cannot use the table entry

### 13.3.24 CSL\_SrioLsuCompStat

#### Detailed Description

This structure is used to return the completion status of the LSU command.

---

**Field Documentation**
**[CSL\\_SrioCompCode](#) CSL\_SrioLsuCompStat::lsuCompCode**

This is used to return the LSU command completion code

**[CSL\\_SrioPortNum](#) CSL\_SrioLsuCompStat::portNum**

Port number

### 13.3.25 CSL\_SrioLongAddress

**Detailed Description**

This structure contains local configuration base address.

**Field Documentation**
**UInt32 CSL\_SrioLongAddress::addressHi**

Configuration address high

**UInt32 CSL\_SrioLongAddress::addressLo**

Configuration address low

### 13.3.26 CSL\_SrioPortErrCapt

**Detailed Description**

This structure is used to return the error capture information for the specified port.

**Field Documentation**
**UInt32 CSL\_SrioPortErrCapt::capture0**

This contains the control symbol information or 0-3 bytes of packet header

**UInt32 CSL\_SrioPortErrCapt::capture1**

This contains the control symbol information or 4-7 bytes of packet header

**UInt32 CSL\_SrioPortErrCapt::capture2**

This contains the control symbol information or 8-11 bytes of packet header

**UInt32 CSL\_SrioPortErrCapt::capture3**

This contains the control symbol information or 12-15 bytes of packet header

**UInt8 CSL\_SrioPortErrCapt::errorType**

Encoded error type

**UInt32 CSL\_SrioPortErrCapt::impSpecData**

Implementation specific data

**[CSL\\_SrioPortCaptType](#) CSL\_SrioPortErrCapt::portErrCaptType**

Type of information logged

**[CSL\\_SrioPortNum](#) CSL\_SrioPortErrCapt::portNum**

Port number for which the error data is to be captured

### 13.3.27 CSL\_SrioPortWriteCapt

**Detailed Description**

This structure is used to return the port write capture information.

---

**Field Documentation**
**UInt32 CSL\_SrioPortWriteCapt::capture0**

Port-Write payload, word 0

**UInt32 CSL\_SrioPortWriteCapt::capture1**

Port-Write payload, word 1

**UInt32 CSL\_SrioPortWriteCapt::capture2**

Port-Write payload, word 2

**UInt32 CSL\_SrioPortWriteCapt::capture3**

Port-Write payload, word 3

### 13.3.28 CSL\_SrioDirectIO\_ConfigXfr

**Detailed Description**

This structure is used to configure LSU module for Transfer enable.

**Field Documentation**
**UInt16 CSL\_SrioDirectIO\_ConfigXfr::byteCnt**

Number of data bytes to Read/Write - up to 4KB. (Used in conjunction with RapidIO address to create WRSIZE/RDSIZE and WDPTR in RapidIO packet header)

**UInt16 CSL\_SrioDirectIO\_ConfigXfr::doorbellInfo**

Doorbell info

**UInt16 CSL\_SrioDirectIO\_ConfigXfr::dstId**

RapidIO destination ID field specifying target device

**[CSL\\_SrioLongAddress](#) CSL\_SrioDirectIO\_ConfigXfr::dstNodeAddr**

Destination node address

**UInt8 CSL\_SrioDirectIO\_ConfigXfr::hopCount**

RapidIO hop count

**UInt8 CSL\_SrioDirectIO\_ConfigXfr::idSize**

RapidIO tt field specifying 8 or 16bit Device IDs

**Bool CSL\_SrioDirectIO\_ConfigXfr::intrReq**

RapidIO Lsu module interrupt request

**UInt8 CSL\_SrioDirectIO\_ConfigXfr::outPortId**

Out port ID

**UInt8 CSL\_SrioDirectIO\_ConfigXfr::pktType**

Packet type

**UInt8 CSL\_SrioDirectIO\_ConfigXfr::priority**

This field specifies packet priority

**UInt32 CSL\_SrioDirectIO\_ConfigXfr::srcNodeAddr**

Source node address

---

**UInt8 CSL\_SrioDirectIO\_ConfigXfr::xambs**

RapidIO xambs field specifying extended address MSB

### 13.3.29 CSL\_SrioSerDesPllCfg

#### Detailed Description

This structure configures SERDES PLL.

#### Field Documentation

**CSL\_SrioSerDesLoopBandwidth CSL\_SrioSerDesPllCfg::loopBandwidth**  
Loop bandwidth

**Bool CSL\_SrioSerDesPllCfg::pllEnable**  
Enables the internal PLL of the SERDES

**CSL\_SrioSerDesPllMply CSL\_SrioSerDesPllCfg::pllMplyFactor**  
PLL multiplication factor

### 13.3.30 CSL\_SrioSerDesRxCfg

#### Detailed Description

This structure configures the SERDES receiver.

#### Field Documentation

**CSL\_SrioSerDesBusWidth CSL\_SrioSerDesRxCfg::busWidth**  
Bus width

**UInt8 CSL\_SrioSerDesRxCfg::clockDataRecovery**  
Clock/data recovery configuration

**Bool CSL\_SrioSerDesRxCfg::enRx**  
Enable receiver

**UInt8 CSL\_SrioSerDesRxCfg::equalizer**  
Configure the adaptive equalizer

**Bool CSL\_SrioSerDesRxCfg::invertedPolarity**  
Inverted polarity

**CSL\_SrioSerDesLos CSL\_SrioSerDesRxCfg::los**  
Loss of signal detection, with selectable thresholds

**CSL\_SrioSerDesRate CSL\_SrioSerDesRxCfg::rate**  
Operating rate

**CSL\_SrioSerDesSymAlignment CSL\_SrioSerDesRxCfg::symAlign**  
Enables internal or external symbol alignment.

**CSL\_SrioSerDesTermination CSL\_SrioSerDesRxCfg::termination**  
Selects input termination options suitable for a variety of AC or DC coupled scenarios



---

### 13.3.31 CSL\_SrioSerDesTxCfg

#### Detailed Description

This structure configures the SERDES transmitter.

#### Field Documentation

**CSL\_SrioSerDesBusWidth CSL\_SrioSerDesTxCfg::busWidth**

Bus width

**CSL\_SrioSerDesCommonMode CSL\_SrioSerDesTxCfg::commonMode**

Common mode configuration

**Bool CSL\_SrioSerDesTxCfg::enableFixedPhase**

Enable fixed TXBCLKIN[i] phase with TXBCLK [i]

**Bool CSL\_SrioSerDesTxCfg::enTx**

Enable transmitter

**Bool CSL\_SrioSerDesTxCfg::invertedPolarity**

Inverted polarity

**UInt8 CSL\_SrioSerDesTxCfg::outputDeEmphasis**

Output de-emphasis select

**CSL\_SrioSerDesSwingCfg CSL\_SrioSerDesTxCfg::outputSwing**

Output swing configuration

**CSL\_SrioSerDesRate CSL\_SrioSerDesTxCfg::rate**

Operating rate

## 13.4 Enumerations

This section lists the enumerations available in the SRIO module.

### 13.4.1 CSL\_SrioHwControlCmd

#### enum CSL\_SrioHwControlCmd

This enum describes the commands used to control the SRIO through CSL\_srioHwControl().

#### Enumeration values:

<i>CSL_SRIO_CMD_PER_ENABLE</i>	Enables/disables the peripheral. <b>Parameters:</b> <i>Bool*</i>
<i>CSL_SRIO_CMD_PLL_CONTROL</i>	Enable/disable the SERDES PLLs. PLL enable macros can be OR'ed to get the value. <b>Parameters:</b> <i>Uint8*</i>
<i>CSL_SRIO_CMD_DOORBELL_INTR_CLEAR</i>	Clears doorbell interrupts. Macros can be OR'ed to get the value. <b>Parameters:</b> <i>CSL_SrioPortData*</i>
<i>CSL_SRIO_CMD_LSU_INTR_CLEAR</i>	Clear load/store module interrupts. Macros can be OR'ed to get the value. <b>Parameters:</b> <i>Uint32*</i>
<i>CSL_SRIO_CMD_ERR_RST_INTR_CLEAR</i>	Clears Error, Reset, and Special Event interrupts. Macros can be OR'ed to get the value. <b>Parameters:</b> <i>Uint32*</i>
<i>CSL_SRIO_CMD_DIRECTIO_SRC_NODE_ADDR_SET</i>	Sets 32-bit DSP byte source address. <b>Parameters:</b> <i>CSL_SrioPortData*</i>
<i>CSL_SRIO_CMD_DIRECTIO_DST_ADDR_MSB_SET</i>	Sets the rapid IO destination MSB address. <b>Parameters:</b> <i>CSL_SrioPortData*</i>
<i>CSL_SRIO_CMD_DIRECTIO_DST_ADDR_LSB_SET</i>	Sets the rapid IO destination LSB address. <b>Parameters:</b> <i>CSL_SrioPortData*</i>
<i>CSL_SRIO_CMD_DIRECTIO_XFR_BYTECNT_SET</i>	Number of data bytes to Read/Write - up to 4KB. <b>Parameters:</b> <i>CSL_SrioPortData*</i>
<i>CSL_SRIO_CMD_DIRECTIO_LSU_XFR_TYPE_SET</i>	Sets 4 MSBs to 4-bit ftype field

---

	for all packets and 4 LSBs to 4-bit trans field for Packet types 2,5 and 8.
	<b>Parameters:</b> <i>CSL_SrioPortData*</i>
<i>CSL_SRIO_CMD_DOORBELL_XFR_SET</i>	Sets RapidIO doorbell info field for type 10 packets and sets the packet type to 10.
	<b>Parameters:</b> <i>CSL_SrioPortData*</i>
<i>CSL_SRIO_CMD_DIRECTIO_LSU_FLOW_MASK_SET</i>	Sets LSU flow masks. Port number is passed as input. Macros can be OR'ed to get the value for argument.
	<b>Parameters:</b> <i>CSL_SrioPortData*</i>
<i>CSL_SRIO_CMD_PORT_COMMAND_SET</i>	Sets the command to be sent in the link-request control symbol.
	<b>Parameters:</b> <i>CSL_SrioPortData*</i>
<i>CSL_SRIO_CMD_SP_ERR_STAT_CLEAR</i>	Clear fields' status of SP_ERR_STAT register. Macros can be OR'ed to get the value to pass the argument.
	<b>Parameters:</b> <i>CSL_SrioPortData*</i>
<i>CSL_SRIO_CMD_LGCL_TRANS_ERR_STAT_CLEAR</i>	Clear status of Logical/Transport layer errors. Macros can be OR'ed to get the value to pass the argument.
	<b>Parameters:</b> <i>Uint32*</i>
<i>CSL_SRIO_CMD_SP_ERR_DET_STAT_CLEAR</i>	Clears status of port errors interrupts. Macros can be OR'ed to get the value to pass the argument.
	<b>Parameters:</b> <i>CSL_SrioPortData*</i>
<i>CSL_SRIO_CMD_SP_CTL_INDEP_ERR_STAT_CLEAR</i>	Clear the fields status of the SP_CTL_INDEP register.
	<b>Parameters:</b> <i>CSL_SrioPortData*</i>
<i>CSL_SRIO_CMD_CNTL_SYM_SET</i>	Set control symbols used for packet acknowledgment.
	<b>Parameters:</b> <i>CSL_SrioCntlSym*</i>
<i>CSL_SRIO_CMD_INTDST_RATE_CNTL</i>	Sets interrupt rate control counter. <b>Parameters:</b> <i>Uint32*</i>

## 13.4.2 CSL\_SrioHwStatusQuery

### enum CSL\_SrioHwStatusQuery

This enum describes the commands used to get status of various parameters of the SRIO. These values are used in CSL\_srioGetHwStatus().

#### Enumeration values:

<i>CSL_SRIO_QUERY_PID_NUMBER</i>	This query command returns the SRIO Peripheral Identification number. <b>Parameters:</b> <i>CSL_SrioPidNumber*</i>
<i>CSL_SRIO_QUERY_GBL_EN_STAT</i>	Gets global enable status. <b>Parameters:</b> <i>Uint32*</i>
<i>CSL_SRIO_QUERY_BLK_EN_STAT</i>	Gets block enable status for all the blocks. <b>Parameters:</b> <i>CSL_SrioBlkEn*</i>
<i>CSL_SRIO_QUERY_DOORBELL_INTR_STAT</i>	Get doorbell interrupts status. The port number is passed as input. <b>Parameters:</b> <i>CSL_SrioPortData*</i>
<i>CSL_SRIO_QUERY_LSU_INTR_STAT</i>	Get the LSU interrupts status. <b>Parameters:</b> <i>Uint32*</i>
<i>CSL_SRIO_QUERY_ERR_RST_INTR_STAT</i>	Gets Error, Reset, and Special Event interrupts status. <b>Parameters:</b> <i>Uint32*</i>
<i>CSL_SRIO_QUERY_LSU_INTR_DECODE_STAT</i>	Get status of LSU interrupts decode for DST 0. <b>Parameters:</b> <i>Bool*</i>
<i>CSL_SRIO_QUERY_ERR_INTR_DECODE_STAT</i>	Get Error, Reset, and Special Event interrupts decode status for DST 0. <b>Parameters:</b> <i>Bool*</i>
<i>CSL_SRIO_QUERY_LSU_COMP_CODE_STAT</i>	Gets the status of the pending command of LSU registers for a particular port. <b>Parameters:</b> <i>CSL_SrioLsuCompStat*</i>
<i>CSL_SRIO_QUERY_LSU_BSY_STAT</i>	Gets status of the command registers of LSU module for a particular port. <b>Parameters:</b> <i>CSL_SrioPortData*</i>
<i>CSL_SRIO_QUERY_DEV_ID_INFO</i>	Gets the type of device (Vendor specific). <b>Parameters:</b> <i>CSL_SrioDevInfo*</i>
<i>CSL_SRIO_QUERY_ASSY_ID_INFO</i>	Gets vendor specific assembly information.

---

<i>CSL_SRIO_QUERY_PE_FEATURE</i>	<b>Parameters:</b> <i>CSL_SrioAssyInfo*</i> Gets processing element features.
<i>CSL_SRIO_QUERY_SRC_OPERN_SUPPORT</i>	<b>Parameters:</b> <i>Uint32*</i> Get source operations CAR status.
<i>CSL_SRIO_QUERY_DST_OPERN_SUPPORT</i>	<b>Parameters:</b> <i>Uint32*</i> Get destination operations CAR status.
<i>CSL_SRIO_QUERY_LCL_CFG_BAR</i>	<b>Parameters:</b> <i>Uint32*</i> Get local configuration space base addresses.
<i>CSL_SRIO_QUERY_SP_LM_RESP_STAT</i>	<b>Parameters:</b> <i>CSL_SrioLongAddress*</i> Get status of SP_LM_RESP register fields.
<i>CSL_SRIO_QUERY_SP_ACKID_STAT</i>	<b>Parameters:</b> <i>CSL_SrioPortData*</i> Get status of SP_ACKID_STAT register fields.
<i>CSL_SRIO_QUERY_SP_ERR_STAT</i>	<b>Parameters:</b> <i>CSL_SrioPortData*</i> Get status of SP_ERR_STAT register fields.
<i>CSL_SRIO_QUERY_SP_CTL</i>	<b>Parameters:</b> <i>CSL_SrioPortData*</i> Gets SP_CTL register status fields.
<i>CSL_SRIO_QUERY_LGCL_TRNS_ERR_STAT</i>	<b>Parameters:</b> <i>CSL_SrioPortData*</i> Get the status of logical/transport layer errors.
<i>CSL_SRIO_QUERY_LGCL_TRNS_ERR_CAPT</i>	<b>Parameters:</b> <i>Uint32*</i> Get captured error info of logical/transport layer.
<i>CSL_SRIO_QUERY_SP_ERR_DET_STAT</i>	<b>Parameters:</b> <i>CSL_SrioLogTrErrInfoCapt*</i> Get status of port error detect CSR fields.
<i>CSL_SRIO_QUERY_PORT_ERR_CAPT</i>	<b>Parameters:</b> <i>CSL_SrioPortData*</i> Get the port error captured information.
<i>CSL_SRIO_QUERY_SP_CTL_INDEP</i>	<b>Parameters:</b> <i>CSL_SrioPortErrCapt*</i> Get port control independent register fields status.
<i>CSL_SRIO_QUERY_PW_CAPTURE</i>	<b>Parameters:</b> <i>CSL_SrioPortData*</i> Get the port write capture information.

*CSL\_SRIO\_QUERY\_ERR\_RATE\_CNTR\_READ*

**Parameters:**

*CSL\_SrioPortWriteCapt\**

Reads the count of the number of transmission errors that have occurred.

**Parameters:**

*CSL\_SrioPortData\**

*CSL\_SRIO\_QUERY\_PEAK\_ERR\_RATE\_READ*

Reads the peak value of the error rate counter.

**Parameters:**

*CSL\_SrioPortData\**

### 13.4.3 CSL\_SrioPortCaptType

**enum CSL\_SrioPortCaptType**

This enum describes type of the captured information at the time of port error.

**Enumeration values:**

*CSL\_SRIO\_CAPT\_TYPE\_PKT*

Port captured packet data during error

*CSL\_SRIO\_CAPT\_TYPE\_CNTL\_SYM*

Port captured control symbols during error

*CSL\_SRIO\_CAPT\_TYPE\_IMP\_SPEC*

Port captured implementation specific data during error

### 13.4.4 CSL\_SrioPortNum

**enum CSL\_SrioPortNum**

This enum describes the port number configuration for SRIO.

**Enumeration values:**

*CSL\_SRIO\_PORT\_0*

Port number 0

*CSL\_SRIO\_PORT\_1*

Port number 1

*CSL\_SRIO\_PORT\_2*

Port number 2

*CSL\_SRIO\_PORT\_3*

Port number 3

### 13.4.5 CSL\_SrioDiscoveryTimer

**enum CSL\_SrioDiscoveryTimer**

This enum describes the discovery time for the link partner to enter its discovery state.

**Enumeration values:**

*CSL\_SRIO\_DISCOVERY\_TIME\_0*

Discovery time is 102.4ps (for debug mode only)

*CSL\_SRIO\_DISCOVERY\_TIME\_1*

Discovery time is 0.84ms

*CSL\_SRIO\_DISCOVERY\_TIME\_2*

Discovery time is 0.84ms\*2

*CSL\_SRIO\_DISCOVERY\_TIME\_3*

Discovery time is 0.84ms\*3

*CSL\_SRIO\_DISCOVERY\_TIME\_4*

Discovery time is 0.84ms\*4

*CSL\_SRIO\_DISCOVERY\_TIME\_5*

Discovery time is 0.84ms\*5

---

<code>CSL_SRIO_DISCOVERY_TIME_6</code>	Discovery time is 0.84ms*6
<code>CSL_SRIO_DISCOVERY_TIME_7</code>	Discovery time is 0.84ms*7
<code>CSL_SRIO_DISCOVERY_TIME_8</code>	Discovery time is 0.84ms*8
<code>CSL_SRIO_DISCOVERY_TIME_9</code>	Discovery time is 0.84ms*9
<code>CSL_SRIO_DISCOVERY_TIME_10</code>	Discovery time is 0.84ms*10
<code>CSL_SRIO_DISCOVERY_TIME_11</code>	Discovery time is 0.84ms*11
<code>CSL_SRIO_DISCOVERY_TIME_12</code>	Discovery time is 0.84ms*12
<code>CSL_SRIO_DISCOVERY_TIME_13</code>	Discovery time is 0.84ms*13
<code>CSL_SRIO_DISCOVERY_TIME_14</code>	Discovery time is 0.84ms*14
<code>CSL_SRIO_DISCOVERY_TIME_15</code>	Discovery time is 0.84ms*15

### 13.4.6 CSL\_SrioPwTimer

#### **enum CSL\_SrioPwTimer**

This enum describes the port write time for request.

##### **Enumeration values:**

<code>CSL_SRIO_PW_TIME_0</code>	Port write is sent only once (disabled)
<code>CSL_SRIO_PW_TIME_1</code>	Port write time is 107ms - 214ms
<code>CSL_SRIO_PW_TIME_2</code>	Port write time is 214ms - 321ms
<code>CSL_SRIO_PW_TIME_6</code>	Port write time is 428ms - 535ms
<code>CSL_SRIO_PW_TIME_8</code>	Port write time is 856ms - 963ms
<code>CSL_SRIO_PW_TIME_15</code>	Port write time is 0.82 - 1.64us

### 13.4.7 CSL\_SrioSilenceTimer

#### **enum CSL\_SrioSilenceTimer**

This enum describes the time values for the port in silent state.

##### **Enumeration values:**

<code>CSL_SRIO_SILENCE_TIME_0</code>	Port in silent state for 64ns (debug mode)
<code>CSL_SRIO_SILENCE_TIME_1</code>	Port in silent state for 13.1us*1
<code>CSL_SRIO_SILENCE_TIME_2</code>	Port in silent state for 13.1us*2
<code>CSL_SRIO_SILENCE_TIME_3</code>	Port in silent state for 13.1us*3
<code>CSL_SRIO_SILENCE_TIME_4</code>	Port in silent state for 13.1us*4
<code>CSL_SRIO_SILENCE_TIME_5</code>	Port in silent state for 13.1us*5
<code>CSL_SRIO_SILENCE_TIME_6</code>	Port in silent state for 13.1us*6
<code>CSL_SRIO_SILENCE_TIME_7</code>	Port in silent state for 13.1us*7
<code>CSL_SRIO_SILENCE_TIME_8</code>	Port in silent state for 13.1us*8
<code>CSL_SRIO_SILENCE_TIME_9</code>	Port in silent state for 13.1us*9
<code>CSL_SRIO_SILENCE_TIME_10</code>	Port in silent state for 13.1us*10
<code>CSL_SRIO_SILENCE_TIME_11</code>	Port in silent state for 13.1us*11
<code>CSL_SRIO_SILENCE_TIME_12</code>	Port in silent state for 13.1us*12
<code>CSL_SRIO_SILENCE_TIME_13</code>	Port in silent state for 13.1us*13
<code>CSL_SRIO_SILENCE_TIME_14</code>	Port in silent state for 13.1us*14

---

**CSL\_SRIO\_SILENCE\_TIME\_15**

Port in silent state for 13.1us\*15

### 13.4.8 CSL\_SrioBusTransPriority

#### enum CSL\_SrioBusTransPriority

This enum describes the bus transaction priority values for SRIO.

##### Enumeration values:

<b>CSL_SRIO_BUS_TRANS_PRIORITY_0</b>	Sets internal bus priority to 0(highest)
<b>CSL_SRIO_BUS_TRANS_PRIORITY_1</b>	Sets internal bus priority to 1
<b>CSL_SRIO_BUS_TRANS_PRIORITY_2</b>	Sets internal bus priority to 2
<b>CSL_SRIO_BUS_TRANS_PRIORITY_3</b>	Sets internal bus priority to 3
<b>CSL_SRIO_BUS_TRANS_PRIORITY_4</b>	Sets internal bus priority to 4
<b>CSL_SRIO_BUS_TRANS_PRIORITY_5</b>	Sets internal bus priority to 5
<b>CSL_SRIO_BUS_TRANS_PRIORITY_6</b>	Sets internal bus priority to 6
<b>CSL_SRIO_BUS_TRANS_PRIORITY_7</b>	Sets internal bus priority to 7

### 13.4.9 CSL\_SrioClkDiv

#### enum CSL\_SrioClkDiv

This enum describes the internal clock prescale values for SRIO.

##### Enumeration values:

<b>CSL_SRIO_CLK_PRESCALE_0</b>	Sets the internal clock frequency Min 44.7 and Max 89.5
<b>CSL_SRIO_CLK_PRESCALE_1</b>	Sets the internal clock frequency Min 89.5 and Max 179.0
<b>CSL_SRIO_CLK_PRESCALE_2</b>	Sets the internal clock frequency Min 134.2 and Max 268.4
<b>CSL_SRIO_CLK_PRESCALE_3</b>	Sets the internal clock frequency Min 180.0 and Max 360.0
<b>CSL_SRIO_CLK_PRESCALE_4</b>	Sets the internal clock frequency Min 223.7 and Max 447.4
<b>CSL_SRIO_CLK_PRESCALE_5</b>	Sets the internal clock frequency Min 268.4 and Max 536.8
<b>CSL_SRIO_CLK_PRESCALE_6</b>	Sets the internal clock frequency Min 313.2 and Max 626.4
<b>CSL_SRIO_CLK_PRESCALE_7</b>	Sets the internal clock frequency Min 357.9 and Max 715.8
<b>CSL_SRIO_CLK_PRESCALE_8</b>	Sets the internal clock frequency Min 402.6 and Max 805.4
<b>CSL_SRIO_CLK_PRESCALE_9</b>	Sets the internal clock frequency Min 447.4 and Max 894.8
<b>CSL_SRIO_CLK_PRESCALE_10</b>	Sets the internal clock frequency Min 492.1 and Max 984.2
<b>CSL_SRIO_CLK_PRESCALE_11</b>	Sets the internal clock frequency Min 536.9 and Max 1073.8
<b>CSL_SRIO_CLK_PRESCALE_12</b>	Sets the internal clock frequency Min 581.6 and Max 1163.2



---

<i>CSL_SRIO_CLK_PRESCALE_13</i>	Sets the internal clock frequency Min 626.3 and Max 1252.6
<i>CSL_SRIO_CLK_PRESCALE_14</i>	Sets the internal clock frequency Min 671.1 and Max 1342.2
<i>CSL_SRIO_CLK_PRESCALE_15</i>	Sets the internal clock frequency Min 715.8 and Max 1431.6

### 13.4.10 CSL\_SrioTxPriorityWm

#### **enum CSL\_SrioTxPriorityWm**

This enum describes required buffer count for packets to be sent across the UDI interface.

#### **Enumeration values:**

<i>CSL_SRIO_TX_PRIORITY_WM_0</i>	Transmit credit threshold 1
<i>CSL_SRIO_TX_PRIORITY_WM_1</i>	Transmit credit threshold 2
<i>CSL_SRIO_TX_PRIORITY_WM_2</i>	Transmit credit threshold 3
<i>CSL_SRIO_TX_PRIORITY_WM_3</i>	Transmit credit threshold 4
<i>CSL_SRIO_TX_PRIORITY_WM_4</i>	Transmit credit threshold 5
<i>CSL_SRIO_TX_PRIORITY_WM_5</i>	Transmit credit threshold 6
<i>CSL_SRIO_TX_PRIORITY_WM_6</i>	Transmit credit threshold 7
<i>CSL_SRIO_TX_PRIORITY_WM_7</i>	Transmit credit threshold 8

### 13.4.11 CSL\_SrioAddrSelect

#### **enum CSL\_SrioAddrSelect**

This enum describes extended addressing control bits.

#### **Enumeration values:**

<i>CSL_SRIO_ADDR_SELECT_66BIT</i>	PE supports 66 bit addresses
<i>CSL_SRIO_ADDR_SELECT_50BIT</i>	PE supports 50 bit addresses
<i>CSL_SRIO_ADDR_SELECT_34BIT</i>	PE supports 34 bit addresses (default)

### 13.4.12 CSL\_SrioBufMode

#### **enum CSL\_SrioBufMode**

This enum describes UDI buffers setup.

#### **Enumeration values:**

<i>CSL_SRIO_1X_MODE_PORT</i>	UDI buffers are port based
<i>CSL_SRIO_1X_MODE_PRIORITY</i>	UDI buffers are priority based

### 13.4.13 CSL\_SrioPortWidthOverride

**enum CSL\_SrioPortWidthOverride**

This enum describes the port width override options.

**Enumeration values:**

<i>CSL_SRIO_PORT_WIDTH_NO_OVERRIDE</i>	No override to the port width
<i>CSL_SRIO_PORT_WIDTH_LANE_0</i>	Force single lane, lane 0
<i>CSL_SRIO_PORT_WIDTH_LANE_2</i>	Force single lane, lane 2

### 13.4.14 CSL\_SrioErrRtBias

**enum CSL\_SrioErrRtBias**

This enum describes the error rate bias values.

**Enumeration values:**

<i>CSL_SRIO_ERR_RATE_BIAS_0</i>	Error rate counter do not decrement
<i>CSL_SRIO_ERR_RATE_BIAS_1MS</i>	Error rate counter decrements every 1ms
<i>CSL_SRIO_ERR_RATE_BIAS_10MS</i>	Error rate counter decrements every 10ms
<i>CSL_SRIO_ERR_RATE_BIAS_100MS</i>	Error rate counter decrements every 100ms
<i>CSL_SRIO_ERR_RATE_BIAS_1S</i>	Error rate counter decrements every 1s
<i>CSL_SRIO_ERR_RATE_BIAS_10S</i>	Error rate counter decrements every 10s
<i>CSL_SRIO_ERR_RATE_BIAS_100S</i>	Error rate counter decrements every 100s
<i>CSL_SRIO_ERR_RATE_BIAS_1000S</i>	Error rate counter decrements every 1000s
<i>CSL_SRIO_ERR_RATE_BIAS_10000S</i>	Error rate counter decrements every 10000s

### 13.4.15 CSL\_SrioPortLnkTimeout

**enum CSL\_SrioPortLnkTimeout**

This enum describes the port link timeout values.

**Enumeration values:**

<i>CSL_SRIO_PORT_LNK_TIMEOUT_0</i>	Timer disabled
<i>CSL_SRIO_PORT_LNK_TIMEOUT_1</i>	Timeout value is 205ns
<i>CSL_SRIO_PORT_LNK_TIMEOUT_2</i>	Timeout value is 3.1us
<i>CSL_SRIO_PORT_LNK_TIMEOUT_3</i>	Timeout value is 52.4us
<i>CSL_SRIO_PORT_LNK_TIMEOUT_4</i>	Timeout value is 839.5us
<i>CSL_SRIO_PORT_LNK_TIMEOUT_5</i>	Timeout value is 13.4ms
<i>CSL_SRIO_PORT_LNK_TIMEOUT_6</i>	Timeout value is 215ms
<i>CSL_SRIO_PORT_LNK_TIMEOUT_7</i>	Timeout value is 3.4s

### 13.4.16 CSL\_SrioCompCode

**enum CSL\_SrioCompCode**

This enumeration indicates the status of the pending command.

**Enumeration values:**

<i>CSL_SRIO_TRANS_NO_ERR</i>	Transaction complete, no errors (Posted/Non-posted)
<i>CSL_SRIO_TRANS_TIMEOUT</i>	Transaction timeout occurred on non-posted transaction
<i>CSL_SRIO_FLOW_CNTL_BLOCKADE</i>	Transaction complete, packet not sent due to flow control blockade (Xoff)
<i>CSL_SRIO_RESP_PKT_ERR</i>	Transaction complete, non-posted response packet (type 8 and 13) contained ERROR status, or response payload length was in error
<i>CSL_SRIO_INV_PROG_ENCODING</i>	Transaction complete, packet not sent due to unsupported transaction type or invalid programming encoding for one or more LSU register fields
<i>CSL_SRIO_DMA_TRANS_ERR</i>	DMA data transfer error
<i>CSL_SRIO_RETRY_DRBL_RESP_RCVD</i>	"Retry" DOORBELL response received, or atomic test-and-swap was not allowed (semaphore in use)
<i>CSL_SRIO_UNAVAILABLE_OUTBOUND_CR</i>	Transaction complete, packet not sent due to unavailable outbound credit at given priority

### 13.4.17 CSL\_SrioErrRtNum

**enum CSL\_SrioErrRtNum**

This enum describes error rate counter threshold values.

**Enumeration values:**

<i>CSL_SRIO_ERR_RATE_COUNT_2</i>	Only count 2 errors and above
<i>CSL_SRIO_ERR_RATE_COUNT_4</i>	Only count 4 errors and above
<i>CSL_SRIO_ERR_RATE_COUNT_16</i>	Only count 16 errors and above
<i>CSL_SRIO_ERR_RATE_COUNT_NO_LIMIT</i>	No limit in incrementing the error rate count

### 13.4.18 CSL\_SrioSerDesLoopBandwidth

**enum CSL\_SrioSerDesLoopBandwidth**

Enum for SERDES Loop bandwidth.

**Enumeration values:**

<i>CSL_SRIO_SERDES_LOOP_BANDWIDTH_FREQ_DEP</i>	Frequency dependant loop bandwidth
<i>CSL_SRIO_SERDES_LOOP_BANDWIDTH_LOW</i>	Low loop bandwidth

---

**CSL\_SRIO\_SERDES\_LOOP\_BANDWIDTH\_HIGH**

High loop bandwidth

### 13.4.19 CSL\_SrioSerDesPlIMply

#### enum CSL\_SrioSerDesPlIMply

Enum for SERDES PLL multiplication factor values.

##### Enumeration values:

<b>CSL_SRIO_SERDES_PLL_MPLY_BY_4</b>	SERDES PLL multiplication factor 4
<b>CSL_SRIO_SERDES_PLL_MPLY_BY_5</b>	SERDES PLL multiplication factor 5
<b>CSL_SRIO_SERDES_PLL_MPLY_BY_6</b>	SERDES PLL multiplication factor 6
<b>CSL_SRIO_SERDES_PLL_MPLY_BY_8</b>	SERDES PLL multiplication factor 8
<b>CSL_SRIO_SERDES_PLL_MPLY_BY_10</b>	SERDES PLL multiplication factor 10
<b>CSL_SRIO_SERDES_PLL_MPLY_BY_12</b>	SERDES PLL multiplication factor 12
<b>CSL_SRIO_SERDES_PLL_MPLY_BY_12_5</b>	SERDES PLL multiplication factor 12.5
<b>CSL_SRIO_SERDES_PLL_MPLY_BY_15</b>	SERDES PLL multiplication factor 15
<b>CSL_SRIO_SERDES_PLL_MPLY_BY_20</b>	SERDES PLL multiplication factor 20
<b>CSL_SRIO_SERDES_PLL_MPLY_BY_25</b>	SERDES PLL multiplication factor 25
<b>CSL_SRIO_SERDES_PLL_MPLY_BY_50</b>	SERDES PLL multiplication factor 50
<b>CSL_SRIO_SERDES_PLL_MPLY_BY_60</b>	SERDES PLL multiplication factor 60

### 13.4.20 CSL\_SrioSerDesLos

#### enum CSL\_SrioSerDesLos

Enum for SERDES loss of signal detection configuration.

##### Enumeration values:

<b>CSL_SRIO_SERDES_LOS_DET_DISABLE</b>	Loss of signal detection disabled
<b>CSL_SRIO_SERDES_LOS_DET_HIGH_THRESHOLD</b>	Loss of signal detection threshold in the range 85 to 195mVdfpp.
<b>CSL_SRIO_SERDES_LOS_DET_LOW_THRESHOLD</b>	Loss of signal detection threshold in the range 65 to 175mVdfpp.

### 13.4.21 CSL\_SrioSerDesSymAlignment

#### enum CSL\_SrioSerDesSymAlignment

Enum for SERDES symbol alignment configuration.

##### Enumeration values:

<b>CSL_SRIO_SERDES_SYM_ALIGN_DISABLE</b>	Symbol alignment disabled
<b>CSL_SRIO_SERDES_SYM_ALIGN_COMMA</b>	Comma alignment: Symbol alignment will be performed whenever a misaligned comma symbol is received.
<b>CSL_SRIO_SERDES_SYM_ALIGN_JOG</b>	Alignment Jog. The symbol alignment will be adjusted by one bit position

### 13.4.22 CSL\_SrioSerDesTermination

#### **enum CSL\_SrioSerDesTermination**

Enum for SERDES input termination.

#### **Enumeration values:**

<i>CSL_SRIO_SERDES_TERMINATION_VDDT</i>	Input termination is to VDDT
<i>CSL_SRIO_SERDES_TERMINATION_0_8_VDDT</i>	Input termination is to 0.8 VDDT
<i>CSL_SRIO_SERDES_TERMINATION_FLOATING</i>	Input termination is floating

### 13.4.23 CSL\_SrioSerDesRate

#### **enum CSL\_SrioSerDesRate**

Enum for the SERDES operating rate configuration.

#### **Enumeration values:**

<i>CSL_SRIO_SERDES_RATE_FULL</i>	Full rate operation
<i>CSL_SRIO_SERDES_RATE_HALF</i>	Half rate operation
<i>CSL_SRIO_SERDES_RATE_QUARTER</i>	Quarter rate operation

### 13.4.24 CSL\_SrioSerDesBusWidth

#### **enum CSL\_SrioSerDesBusWidth**

Enum for the SERDES bus width configuration.

#### **Enumeration values:**

<i>CSL_SRIO_SERDES_BUS_WIDTH_10_BIT</i>	10 bit bus width
<i>CSL_SRIO_SERDES_BUS_WIDTH_8_BIT</i>	8 bit bus width

### 13.4.25 CSL\_SrioSerDesCommonMode

#### **enum CSL\_SrioSerDesCommonMode**

Enum for SERDES TX common mode configuration.

#### **Enumeration values:**

<i>CSL_SRIO_SERDES_COMMON_MODE_NORMAL</i>	Normal: Common mode not adjusted
<i>CSL_SRIO_SERDES_COMMON_MODE_RAISED</i>	Raised: Common mode raised by 5% of e54

---

### **13.4.26 CSL\_SrioSerDesSwingCfg**

**enum CSL\_SrioSerDesSwingCfg**

Enum for SERDES output swing configuration.

**Enumeration values:**

<i>CSL_SRIO_SERDES_SWING_AMPLITUDE_125</i>	Output swing amplitude 125
<i>CSL_SRIO_SERDES_SWING_AMPLITUDE_250</i>	Output swing amplitude 250
<i>CSL_SRIO_SERDES_SWING_AMPLITUDE_500</i>	Output swing amplitude 500
<i>CSL_SRIO_SERDES_SWING_AMPLITUDE_625</i>	Output swing amplitude 625
<i>CSL_SRIO_SERDES_SWING_AMPLITUDE_750</i>	Output swing amplitude 750
<i>CSL_SRIO_SERDES_SWING_AMPLITUDE_1000</i>	Output swing amplitude 1000
<i>CSL_SRIO_SERDES_SWING_AMPLITUDE_1125</i>	Output swing amplitude 1125
<i>CSL_SRIO_SERDES_SWING_AMPLITUDE_1250</i>	Output swing amplitude 1250

## 13.5 Macros

```
#define CSL_SRIO_DOORBELL_INTR0 (0x00000001)
#define CSL_SRIO_DOORBELL_INTR1 (0x00000002)
#define CSL_SRIO_DOORBELL_INTR2 (0x00000004)
#define CSL_SRIO_DOORBELL_INTR3 (0x00000008)
#define CSL_SRIO_DOORBELL_INTR4 (0x00000010)
#define CSL_SRIO_DOORBELL_INTR5 (0x00000020)
#define CSL_SRIO_DOORBELL_INTR6 (0x00000040)
#define CSL_SRIO_DOORBELL_INTR7 (0x00000080)
#define CSL_SRIO_DOORBELL_INTR8 (0x00000100)
#define CSL_SRIO_DOORBELL_INTR9 (0x00000200)
#define CSL_SRIO_DOORBELL_INTR10 (0x00000400)
#define CSL_SRIO_DOORBELL_INTR11 (0x00000800)
#define CSL_SRIO_DOORBELL_INTR12 (0x00001000)
#define CSL_SRIO_DOORBELL_INTR13 (0x00002000)
#define CSL_SRIO_DOORBELL_INTR14 (0x00004000)
#define CSL_SRIO_DOORBELL_INTR15 (0x00008000)
```

Doorbell interrupts clear macros

```
#define CSL_SRIO_ERR_DEV_RST_INTR (0x00010000)
#define CSL_SRIO_ERR_PORT3_INTR (0x00000800)
#define CSL_SRIO_ERR_PORT2_INTR (0x00000400)
#define CSL_SRIO_ERR_PORT1_INTR (0x00000200)
#define CSL_SRIO_ERR_PORT0_INTR (0x00000100)
#define CSL_SRIO_ERR_LGCL_INTR (0x00000004)
#define CSL_SRIO_ERR_PW_INTR (0x00000002)
#define CSL_SRIO_ERR_MULTICAST_INTR (0x00000001)
```

Error, Reset, and Special Event Status Interrupt clear macros

```
#define CSL_SRIO_ERR_IMP_SPECIFIC ~(0x80000000)
#define CSL_SRIO_CORRUPT_CNTL_SYM ~(0x00400000)
#define CSL_SRIO_CNTL_SYM_UNEXPECTED_ACKID ~(0x00200000)
#define CSL_SRIO_RCVD_PKT_NOT_ACCPT ~(0x00100000)
#define CSL_SRIO_PKT_UNEXPECTED_ACKID ~(0x00080000)
#define CSL_SRIO_RCVD_PKT_WITH_BAD_CRC ~(0x00040000)
#define CSL_SRIO_RCVD_PKT_OVER_276B ~(0x00020000)
#define CSL_SRIO_NON_OUTSTANDING_ACKID ~(0x00000020)
#define CSL_SRIO_PROTOCOL_ERROR ~(0x00000010)
#define CSL_SRIO_UNSOLICITED_ACK_CNTL_SYM ~(0x00000002)
#define CSL_SRIO_LINK_TIMEOUT ~(0x00000001)
```

Port error detect clear macros

```
#define CSL_SRIO_ERR_IMP_SPECIFIC_ENABLE (0x80000000)
#define CSL_SRIO_CORRUPT_CNTL_SYM_ENABLE (0x00400000)
#define CSL_SRIO_CNTL_SYM_UNEXPECTED_ACKID_ENABLE (0x00200000)
#define CSL_SRIO_RCVD_PKT_NOT_ACCPT_ENABLE (0x00100000)
#define CSL_SRIO_PKT_UNEXPECTED_ACKID_ENABLE (0x00080000)
#define CSL_SRIO_RCVD_PKT_WITH_BAD_CRC_ENABLE (0x00040000)
#define CSL_SRIO_RCVD_PKT_OVER_276B_ENABLE (0x00020000)
#define CSL_SRIO_NON_OUTSTANDING_ACKID_ENABLE (0x00000020)
#define CSL_SRIO_PROTOCOL_ERROR_ENABLE (0x00000010)
#define CSL_SRIO_UNSOLICITED_ACK_CNTL_SYM_ENABLE (0x00000002)
```

---

```
#define CSL_SRIO_LINK_TIMEOUT_ENABLE (0x00000001)
```

Port error detect enable macros

```
#define CSL_SRIO_ERR_OUTPUT_PKT_DROP (0x04000000)
#define CSL_SRIO_ERR_OUTPUT_FLD_ENC (0x02000000)
#define CSL_SRIO_ERR_OUTPUT_DEGRD_ENC (0x01000000)
#define CSL_SRIO_ERR_OUTPUT_RETRY_ENC (0x00100000)
#define CSL_SRIO_OUTPUT_ERROR_ENC (0x00020000)
#define CSL_SRIO_INPUT_ERROR_ENC (0x00000200)
#define CSL_SRIO_PORT_WRITE_PND (0x00000010)
#define CSL_SRIO_PORT_ERROR (0x00000004)
```

Port error Status clear macros

```
#define CSL_SRIO_IO_ERR_RESP_ENABLE (0x80000000)
#define CSL_SRIO_ILL_TRANS_DECODE_ENABLE (0x08000000)
#define CSL_SRIO_ILL_TRANS_TARGET_ERR_ENABLE (0x04000000)
#define CSL_SRIO_PKT_RESP_TIMEOUT_ENABLE (0x01000000)
#define CSL_SRIO_UNSOLICITED_RESP_ENABLE (0x00800000)
#define CSL_SRIO_UNSUPPORTED_TRANS_ENABLE (0x00400000)
```

Logical/transport layer error enable

```
#define CSL_SRIO_IO_ERR_RSPNS ~(0x80000000)
#define CSL_SRIO_ILL_TRANS_DECODE ~(0x08000000)
#define CSL_SRIO_PKT_RSPNS_TIMEOUT ~(0x01000000)
#define CSL_SRIO_UNSOLICITED_RSPNS ~(0x00800000)
#define CSL_SRIO_UNSUPPORTED_TRANS ~(0x00400000)
```

Logical/transport layer error status clear

```
#define CSL_SRIO_LSU_INTR0 (0x00000001)
#define CSL_SRIO_LSU_INTR1 (0x00000002)
#define CSL_SRIO_LSU_INTR2 (0x00000004)
#define CSL_SRIO_LSU_INTR3 (0x00000008)
#define CSL_SRIO_LSU_INTR4 (0x00000010)
#define CSL_SRIO_LSU_INTR5 (0x00000020)
#define CSL_SRIO_LSU_INTR6 (0x00000040)
#define CSL_SRIO_LSU_INTR7 (0x00000080)
#define CSL_SRIO_LSU_INTR8 (0x00000100)
#define CSL_SRIO_LSU_INTR9 (0x00000200)
#define CSL_SRIO_LSU_INTR10 (0x00000400)
#define CSL_SRIO_LSU_INTR11 (0x00000800)
#define CSL_SRIO_LSU_INTR12 (0x00001000)
#define CSL_SRIO_LSU_INTR13 (0x00002000)
#define CSL_SRIO_LSU_INTR14 (0x00004000)
#define CSL_SRIO_LSU_INTR15 (0x00008000)
#define CSL_SRIO_LSU_INTR16 (0x00010000)
#define CSL_SRIO_LSU_INTR17 (0x00020000)
#define CSL_SRIO_LSU_INTR18 (0x00040000)
#define CSL_SRIO_LSU_INTR19 (0x00080000)
#define CSL_SRIO_LSU_INTR20 (0x00100000)
#define CSL_SRIO_LSU_INTR21 (0x00200000)
#define CSL_SRIO_LSU_INTR22 (0x00400000)
#define CSL_SRIO_LSU_INTR23 (0x00800000)
#define CSL_SRIO_LSU_INTR24 (0x01000000)
#define CSL_SRIO_LSU_INTR25 (0x02000000)
```



---

```
#define CSL_SRIO_LSU_INTR26      (0x04000000)
#define CSL_SRIO_LSU_INTR27      (0x08000000)
#define CSL_SRIO_LSU_INTR28      (0x10000000)
#define CSL_SRIO_LSU_INTR29      (0x20000000)
#define CSL_SRIO_LSU_INTR30      (0x40000000)
#define CSL_SRIO_LSU_INTR31      (0x80000000)
```

LSU interrupts clear macros

```
#define CSL_SRIO_PLL1_ENABLE (0x00000001)
#define CSL_SRIO_PLL2_ENABLE (0x00000002)
#define CSL_SRIO_PLL3_ENABLE (0x00000004)
#define CSL_SRIO_PLL4_ENABLE (0x00000008)
```

PLL enable macros

```
#define CSL_SRIO_BLOCKS_MAX      9
Number of blocks
```

```
#define CSL_SRIO_FLOW_CONTROL_REG_MAX 16
Number of srio flow control register
```

```
#define CSL_SRIO_PORTS_MAX      4
Number of ports
```

```
#define CSL_SRIO_HWSETUP_DEFAULTS \
```

```
{ \
    CSL_SRIO_PCR_PEREN_RESETVAL, \
    {\
        CSL_SRIO_PER_SET_CNTL_SW_MEM_SLEEP_OVERRIDE_RESETVAL, \
        CSL_SRIO_PER_SET_CNTL_LOOPBACK_RESETVAL, \
        CSL_SRIO_PER_SET_CNTL_BOOT_COMPLETE_RESETVAL, \
        CSL_SRIO_TX_PRIORITY_WM_3, \
        CSL_SRIO_TX_PRIORITY_WM_2, \
        CSL_SRIO_TX_PRIORITY_WM_1, \
        CSL_SRIO_BUS_TRANS_PRIORITY_0, \
        CSL_SRIO_1X_MODE_PRIORITY, \
        CSL_SRIO_CLK_PRESCALE_0, \
        0x0 \
    }, \
    CSL_SRIO_GBL_EN_EN_RESETVAL, \
    {\
        0x0, \
        0x0, \
        0x0, \
        0x0, \
        0x0, \
        0x0, \
        0x0, \
        0x0, \
        0x0 \
    }, \
    CSL_SRIO_DEVICEID_REG1_RESETVAL, \
    CSL_SRIO_DEVICEID_REG2_RESETVAL, \
    { \
```

---

```

    {0x0000FFFF, 0x0000FFFF, CSL_SRIO_PORT_3, 0x000000FF,
      0x000000FF}, \
    {0x0000FFFF, 0x0000FFFF, CSL_SRIO_PORT_3, 0x000000FF,
      0x000000FF}, \
    {0x0000FFFF, 0x0000FFFF, CSL_SRIO_PORT_3, 0x000000FF,
      0x000000FF}, \
    {0x0000FFFF, 0x0000FFFF, CSL_SRIO_PORT_3, 0x000000FF,
      0x000000FF} \
  }, \
  { \
    { \
      FALSE, \
      CSL_SRIO_SERDES_PLL_MPLY_BY_4, \
      CSL_SRIO_SERDES_LOOP_BANDWIDTH_FREQ_DEP \
    }, \
    { \
      FALSE, \
      CSL_SRIO_SERDES_PLL_MPLY_BY_4, \
      CSL_SRIO_SERDES_LOOP_BANDWIDTH_FREQ_DEP \
    }, \
    { \
      FALSE, \
      CSL_SRIO_SERDES_PLL_MPLY_BY_4, \
      CSL_SRIO_SERDES_LOOP_BANDWIDTH_FREQ_DEP \
    }, \
    { \
      FALSE, \
      CSL_SRIO_SERDES_PLL_MPLY_BY_4, \
      CSL_SRIO_SERDES_LOOP_BANDWIDTH_FREQ_DEP \
    } \
  }, \
  { \
    { \
      FALSE, \
      CSL_SRIO_SERDES_BUS_WIDTH_10_BIT, \
      CSL_SRIO_SERDES_RATE_FULL, \
      FALSE, \
      CSL_SRIO_SERDES_TERMINATION_VDDT, \
      CSL_SRIO_SERDES_SYM_ALIGN_DISABLE, \
      CSL_SRIO_SERDES_LOS_DET_DISABLE, \
      0x0, \
      0x0 \
    }, \
    { \
      FALSE, \
      CSL_SRIO_SERDES_BUS_WIDTH_10_BIT, \
      CSL_SRIO_SERDES_RATE_FULL, \
      FALSE, \
      CSL_SRIO_SERDES_TERMINATION_VDDT, \
      CSL_SRIO_SERDES_SYM_ALIGN_DISABLE, \
      CSL_SRIO_SERDES_LOS_DET_DISABLE, \
      0x0, \
      0x0 \
    }, \
    { \
      FALSE, \

```

---

```

        CSL_SRIO_SERDES_BUS_WIDTH_10_BIT, \
        CSL_SRIO_SERDES_RATE_FULL, \
        FALSE, \
        CSL_SRIO_SERDES_TERMINATION_VDDT, \
        CSL_SRIO_SERDES_SYM_ALIGN_DISABLE, \
        CSL_SRIO_SERDES_LOS_DET_DISABLE, \
        0x0, \
        0x0 \
    }, \
{ \
    FALSE, \
    CSL_SRIO_SERDES_BUS_WIDTH_10_BIT, \
    CSL_SRIO_SERDES_RATE_FULL, \
    FALSE, \
    CSL_SRIO_SERDES_TERMINATION_VDDT, \
    CSL_SRIO_SERDES_SYM_ALIGN_DISABLE, \
    CSL_SRIO_SERDES_LOS_DET_DISABLE, \
    0x0, \
    0x0 \
} \
}, \
{ \
    { \
        FALSE, \
        CSL_SRIO_SERDES_BUS_WIDTH_10_BIT, \
        CSL_SRIO_SERDES_RATE_FULL, \
        FALSE, \
        CSL_SRIO_SERDES_COMMON_MODE_NORMAL, \
        CSL_SRIO_SERDES_SWING_AMPLITUDE_125, \
        0x0, \
        FALSE \
    }, \
    { \
        FALSE, \
        CSL_SRIO_SERDES_BUS_WIDTH_10_BIT, \
        CSL_SRIO_SERDES_RATE_FULL, \
        FALSE, \
        CSL_SRIO_SERDES_COMMON_MODE_NORMAL, \
        CSL_SRIO_SERDES_SWING_AMPLITUDE_125, \
        0x0, \
        FALSE \
    }, \
    { \
        FALSE, \
        CSL_SRIO_SERDES_BUS_WIDTH_10_BIT, \
        CSL_SRIO_SERDES_RATE_FULL, \
        FALSE, \
        CSL_SRIO_SERDES_COMMON_MODE_NORMAL, \
        CSL_SRIO_SERDES_SWING_AMPLITUDE_125, \
        0x0, \
        FALSE \
    }, \
    { \
        FALSE, \
        CSL_SRIO_SERDES_BUS_WIDTH_10_BIT, \
        CSL_SRIO_SERDES_RATE_FULL, \

```

---

```

        FALSE, \
        CSL_SRIO_SERDES_COMMON_MODE_NORMAL, \
        CSL_SRIO_SERDES_SWING_AMPLITUDE_125, \
        0x0, \
        FALSE \
    } \
}, \
{0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1,
\
0x1, 0x1 }, \
    {0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
0x0000, \
    0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000 }, \

(CSL_SrioAddrSelect)CSL_SRIO_PE_LL_CTL_EXTENDED_ADDRESSING_CONTROL_RESE
TVAL, \
{ \
    CSL_SRIO_BASE_ID_BASE_DEVICEID_RESETVAL, \
    CSL_SRIO_BASE_ID_LARGE_BASE_DEVICEID_RESETVAL, \
    CSL_SRIO_HOST_BASE_ID_LOCK_HOST_BASE_DEVICEID_RESETVAL \
}, \
CSL_SRIO_COMP_TAG_COMPONENT_TAG_RESETVAL, \
{ \
    CSL_SRIO_SP_LT_CTL_TIMEOUT_VALUE_RESETVAL, \
    CSL_SRIO_SP_RT_CTL_TIMEOUT_VALUE_RESETVAL, \
    0x0, \
    0x0 \
}, \
{ \
    { \
        FALSE, \
        FALSE, \
        FALSE, \
    } \
} \

(CSL_SrioPortWidthOverride)CSL_SRIO_SP_CTL_PORT_WIDTH_OVERRIDE_RESETVAL
, \
    FALSE, \
    FALSE, \
    FALSE, \
    FALSE, \
    FALSE \
}, \
{ \
    FALSE, \
    FALSE, \
    FALSE, \
} \

(CSL_SrioPortWidthOverride)CSL_SRIO_SP_CTL_PORT_WIDTH_OVERRIDE_RESETVAL
, \
    FALSE, \
    FALSE, \
    FALSE, \
    FALSE, \
    FALSE \
}, \
{ \

```

---

```

        FALSE, \
        FALSE, \
        FALSE, \

(CSL_SrioPortWidthOverride)CSL_SRIO_SP_CTL_PORT_WIDTH_OVERRIDE_RESETVAL
, \
        FALSE, \
        FALSE, \
        FALSE, \
        FALSE, \
        FALSE \
    }, \
    {\
        FALSE, \
        FALSE, \
        FALSE, \

(CSL_SrioPortWidthOverride)CSL_SRIO_SP_CTL_PORT_WIDTH_OVERRIDE_RESETVAL
, \
        FALSE, \
        FALSE, \
        FALSE, \
        FALSE, \
        FALSE \
    } \
}, \
CSL_SRIO_ERR_EN_RESETVAL, \
{\
    {\
        CSL_SRIO_SP_RATE_EN_RESETVAL, \
(CSL_SrioErrRtBias)CSL_SRIO_SP_ERR_RATE_ERROR_RATE_BIAS_RESETVAL, \

(CSL_SrioErrRtNum)CSL_SRIO_SP_ERR_RATE_ERROR_RATE_RECOVERY_RESETVAL, \

CSL_SRIO_SP_ERR_THRESH_ERROR_RATE_FAILED_THRESHOLD_RESETVAL, \
CSL_SRIO_SP_ERR_THRESH_ERROR_RATE_DEGRADED_THRES_RESETVAL \
    }, \
    {\
        CSL_SRIO_SP_RATE_EN_RESETVAL, \

(CSL_SrioErrRtBias)CSL_SRIO_SP_ERR_RATE_ERROR_RATE_BIAS_RESETVAL, \

(CSL_SrioErrRtNum)CSL_SRIO_SP_ERR_RATE_ERROR_RATE_RECOVERY_RESETVAL, \

        CSL_SRIO_SP_ERR_THRESH_ERROR_RATE_FAILED_THRESHOLD_RESETVAL, \
        CSL_SRIO_SP_ERR_THRESH_ERROR_RATE_DEGRADED_THRES_RESETVAL \
    }, \
    {\
        CSL_SRIO_SP_RATE_EN_RESETVAL, \

(CSL_SrioErrRtBias)CSL_SRIO_SP_ERR_RATE_ERROR_RATE_BIAS_RESETVAL, \

(CSL_SrioErrRtNum)CSL_SRIO_SP_ERR_RATE_ERROR_RATE_RECOVERY_RESETVAL, \

CSL_SRIO_SP_ERR_THRESH_ERROR_RATE_FAILED_THRESHOLD_RESETVAL, \

```

---

```

        CSL_SRIO_SP_ERR_THRESH_ERROR_RATE_DEGRADED_THRES_RESETVAL
    \
        }, \
        { \
            CSL_SRIO_SP_RATE_EN_RESETVAL, \
            (CSL_SrioErrRtBias)CSL_SRIO_SP_ERR_RATE_ERROR_RATE_BIAS_RESETVAL, \
            (CSL_SrioErrRtNum)CSL_SRIO_SP_ERR_RATE_ERROR_RATE_RECOVERY_RESETVAL, \
            CSL_SRIO_SP_ERR_THRESH_ERROR_RATE_FAILED_THRESHOLD_RESETVAL, \
            CSL_SRIO_SP_ERR_THRESH_ERROR_RATE_DEGRADED_THRES_RESETVAL
        \
        } \
    }, \

    (CSL_SrioDiscoveryTimer)CSL_SRIO_SP_IP_DISCOVERY_TIMER_DISCOVERY_TIMER_
    RESETVAL, \
        CSL_SRIO_SP_IP_MODE_RESETVAL, \
        CSL_SRIO_IP_PRESCAL_RESETVAL, \
        (CSL_SrioPwTimer)CSL_SRIO_SP_IP_DISCOVERY_TIMER_PW_TIMER_RESETVAL,
    \
    { \

    (CSL_SrioSilenceTimer)CSL_SRIO_SP_SILENCE_TIMER_SILENCE_TIMER_RESETVAL,
    \

    (CSL_SrioSilenceTimer)CSL_SRIO_SP_SILENCE_TIMER_SILENCE_TIMER_RESETVAL,
    \

    (CSL_SrioSilenceTimer)CSL_SRIO_SP_SILENCE_TIMER_SILENCE_TIMER_RESETVAL,
    \

    (CSL_SrioSilenceTimer)CSL_SRIO_SP_SILENCE_TIMER_SILENCE_TIMER_RESETVAL
    \
    }, \
    { \
        CSL_SRIO_SP_CTL_INDEP_RESETVAL, \
        CSL_SRIO_SP_CTL_INDEP_RESETVAL, \
        CSL_SRIO_SP_CTL_INDEP_RESETVAL, \
        CSL_SRIO_SP_CTL_INDEP_RESETVAL \
    } \
}

```

Default hardware setup parameters

```

#define CSL_SRIO_CONFIG_DEFAULTS \
{ \
    CSL_SRIO_PCR_RESETVAL, \
    CSL_SRIO_PER_SET_CNTL_RESETVAL, \
    CSL_SRIO_GBL_EN_RESETVAL, \
    {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, \
    CSL_SRIO_DEVICEID_REG1_RESETVAL, \
    CSL_SRIO_DEVICEID_REG2_16BNODEID_RESETVAL, \
    { \
        {0xFFFFFFFF, 0x0003FFFF}, \
        {0xFFFFFFFF, 0x0003FFFF}, \
    }

```

---

```

        {0xFFFFFFFF, 0x0003FFFF}, \
        {0xFFFFFFFF, 0x0003FFFF} \
    }, \
    {0x00000000, 0x00000000, 0x00000000, 0x00000000}, \
    {0x00000000, 0x00000000, 0x00000000, 0x00000000}, \
    {0x00000000, 0x00000000, 0x00000000, 0x00000000}, \
    {0x00000000, 0x00000000, 0x00000000, 0x00000000}, \
    CSL_SRIO_LSU_ICCR_RESETVAL, \
    CSL_SRIO_ERR_RST_EVNT_ICCR_RESETVAL, \
    CSL_SRIO_INTDST_RATE_CNTL_RESETVAL, \
    {\
        {\
            CSL_SRIO_LSU_REG0_RESETVAL, \
            CSL_SRIO_LSU_REG1_RESETVAL, \
            CSL_SRIO_LSU_REG2_RESETVAL, \
            CSL_SRIO_LSU_REG3_RESETVAL, \
            CSL_SRIO_LSU_REG4_RESETVAL, \
            CSL_SRIO_LSU_FLOW_MASKS_RESETVAL \
        }, \
        {\
            CSL_SRIO_LSU_REG0_RESETVAL, \
            CSL_SRIO_LSU_REG1_RESETVAL, \
            CSL_SRIO_LSU_REG2_RESETVAL, \
            CSL_SRIO_LSU_REG3_RESETVAL, \
            CSL_SRIO_LSU_REG4_RESETVAL, \
            CSL_SRIO_LSU_FLOW_MASKS_RESETVAL \
        }, \
        {\
            CSL_SRIO_LSU_REG0_RESETVAL, \
            CSL_SRIO_LSU_REG1_RESETVAL, \
            CSL_SRIO_LSU_REG2_RESETVAL, \
            CSL_SRIO_LSU_REG3_RESETVAL, \
            CSL_SRIO_LSU_REG4_RESETVAL, \
            CSL_SRIO_LSU_FLOW_MASKS_RESETVAL \
        }, \
        {\
            CSL_SRIO_LSU_REG0_RESETVAL, \
            CSL_SRIO_LSU_REG1_RESETVAL, \
            CSL_SRIO_LSU_REG2_RESETVAL, \
            CSL_SRIO_LSU_REG3_RESETVAL, \
            CSL_SRIO_LSU_REG4_RESETVAL, \
            CSL_SRIO_LSU_FLOW_MASKS_RESETVAL \
        } \
    }, \
    {\
        CSL_SRIO_FLOW_CNTL_RESETVAL, \
        CSL_SRIO_FLOW_CNTL_RESETVAL, \
        CSL_SRIO_FLOW_CNTL_RESETVAL, \
        CSL_SRIO_FLOW_CNTL_RESETVAL, \
        CSL_SRIO_FLOW_CNTL_RESETVAL, \
        CSL_SRIO_FLOW_CNTL_RESETVAL, \
        CSL_SRIO_FLOW_CNTL_RESETVAL, \
        CSL_SRIO_FLOW_CNTL_RESETVAL, \
        CSL_SRIO_FLOW_CNTL_RESETVAL, \
        CSL_SRIO_FLOW_CNTL_RESETVAL, \
        CSL_SRIO_FLOW_CNTL_RESETVAL, \

```

---

```

        CSL_SRIO_FLOW_CNTL_RESETVAL, \
        CSL_SRIO_FLOW_CNTL_RESETVAL, \
        CSL_SRIO_FLOW_CNTL_RESETVAL, \
        CSL_SRIO_FLOW_CNTL_RESETVAL, \
        CSL_SRIO_FLOW_CNTL_RESETVAL \
    }, \
    CSL_SRIO_PE_LL_CTL_RESETVAL, \
    CSL_SRIO_BASE_ID_RESETVAL, \
    CSL_SRIO_HOST_BASE_ID_LOCK_RESETVAL, \
    CSL_SRIO_COMP_TAG_RESETVAL, \
    CSL_SRIO_SP_LT_CTL_RESETVAL, \
    CSL_SRIO_SP_RT_CTL_RESETVAL, \
    CSL_SRIO_SP_GEN_CTL_RESETVAL, \
    {\
        {\
            CSL_SRIO_SP_LM_REQ_RESETVAL, \
            CSL_SRIO_SP_ACKID_STAT_RESETVAL, \
            CSL_SRIO_SP_ERR_STAT_RESETVAL, \
            CSL_SRIO_SP_CTL_RESETVAL \
        }, \
        {\
            CSL_SRIO_SP_LM_REQ_RESETVAL, \
            CSL_SRIO_SP_ACKID_STAT_RESETVAL, \
            CSL_SRIO_SP_ERR_STAT_RESETVAL, \
            CSL_SRIO_SP_CTL_RESETVAL \
        }, \
        {\
            CSL_SRIO_SP_LM_REQ_RESETVAL, \
            CSL_SRIO_SP_ACKID_STAT_RESETVAL, \
            CSL_SRIO_SP_ERR_STAT_RESETVAL, \
            CSL_SRIO_SP_CTL_RESETVAL \
        }, \
        {\
            CSL_SRIO_SP_LM_REQ_RESETVAL, \
            CSL_SRIO_SP_ACKID_STAT_RESETVAL, \
            CSL_SRIO_SP_ERR_STAT_RESETVAL, \
            CSL_SRIO_SP_CTL_RESETVAL \
        } \
    }, \
    CSL_SRIO_ERR_DET_RESETVAL, \
    CSL_SRIO_ERR_EN_RESETVAL, \
    CSL_SRIO_PW_TGT_ID_RESETVAL, \
    {\
        {\
            CSL_SRIO_SP_ERR_DET_RESETVAL, \
            CSL_SRIO_SP_RATE_EN_RESETVAL, \
            CSL_SRIO_SP_ERR_RATE_RESETVAL, \
            CSL_SRIO_SP_ERR_THRESH_RESETVAL \
        }, \
        {\
            CSL_SRIO_SP_ERR_DET_RESETVAL, \
            CSL_SRIO_SP_RATE_EN_RESETVAL, \
            CSL_SRIO_SP_ERR_RATE_RESETVAL, \
            CSL_SRIO_SP_ERR_THRESH_RESETVAL \
        }, \
        {\
            CSL_SRIO_SP_ERR_DET_RESETVAL, \
            CSL_SRIO_SP_RATE_EN_RESETVAL, \
            CSL_SRIO_SP_ERR_RATE_RESETVAL, \
            CSL_SRIO_SP_ERR_THRESH_RESETVAL \
        } \
    }, \
    {\

```



---

```

        CSL_SRIO_SP_ERR_DET_RESETVAL, \
        CSL_SRIO_SP_RATE_EN_RESETVAL, \
        CSL_SRIO_SP_ERR_RATE_RESETVAL, \
        CSL_SRIO_SP_ERR_THRESH_RESETVAL \
    }, \
    {\
        CSL_SRIO_SP_ERR_DET_RESETVAL, \
        CSL_SRIO_SP_RATE_EN_RESETVAL, \
        CSL_SRIO_SP_ERR_RATE_RESETVAL, \
        CSL_SRIO_SP_ERR_THRESH_RESETVAL \
    } \
}, \
CSL_SRIO_SP_IP_DISCOVERY_TIMER_RESETVAL, \
CSL_SRIO_SP_IP_MODE_RESETVAL, \
CSL_SRIO_IP_PRESCAL_RESETVAL, \
{\
    {\
        CSL_SRIO_SP_RST_OPT_RESETVAL, \
        CSL_SRIO_SP_CTL_INDEP_RESETVAL, \
        CSL_SRIO_SP_SILENCE_TIMER_RESETVAL, \
        CSL_SRIO_SP_MULT_EVNT_CS_RESETVAL, \
        CSL_SRIO_SP_CS_TX_RESETVAL \
    }, \
    {\
        CSL_SRIO_SP_RST_OPT_RESETVAL, \
        CSL_SRIO_SP_CTL_INDEP_RESETVAL, \
        CSL_SRIO_SP_SILENCE_TIMER_RESETVAL, \
        CSL_SRIO_SP_MULT_EVNT_CS_RESETVAL, \
        CSL_SRIO_SP_CS_TX_RESETVAL \
    }, \
    {\
        CSL_SRIO_SP_RST_OPT_RESETVAL, \
        CSL_SRIO_SP_CTL_INDEP_RESETVAL, \
        CSL_SRIO_SP_SILENCE_TIMER_RESETVAL, \
        CSL_SRIO_SP_MULT_EVNT_CS_RESETVAL, \
        CSL_SRIO_SP_CS_TX_RESETVAL \
    }, \
    {\
        CSL_SRIO_SP_RST_OPT_RESETVAL, \
        CSL_SRIO_SP_CTL_INDEP_RESETVAL, \
        CSL_SRIO_SP_SILENCE_TIMER_RESETVAL, \
        CSL_SRIO_SP_MULT_EVNT_CS_RESETVAL, \
        CSL_SRIO_SP_CS_TX_RESETVAL \
    } \
} \
}

```

Default values for config structure

---

## 13.6 Typedefs

**typedef CSL\_SrioObj \* CSL\_SrioHandle**

This data type is used to return the handle to the CSL of the SRIO.

---

## Chapter 14

### TCP2 Module

---

---

---

---

#### Topics

<a href="#"><u>14. 1 Overview</u></a>
<a href="#"><u>14. 2 Functions</u></a>
<a href="#"><u>14. 3 Data Structures</u></a>
<a href="#"><u>14. 4 Enumerations</u></a>
<a href="#"><u>14. 5 Macros</u></a>
<a href="#"><u>14. 6 Typedefs</u></a>

---

## 14.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within TCP2 module.

The Turbo Decoder Coprocessor (TCP) is a programmable peripheral for decoding of IS2000/3GPP turbo codes. The TCP is controlled via memory mapped control registers and data buffers. The coprocessor operates either as a complete turbo decoder including the iterative structure (standalone processing mode), or it can operate as a single MAP (Maximum A Posterior) decoder (shared processing mode). In the standalone processing mode, the inputs into the TCP are channel soft decisions for systematic and parity bits, and the outputs are hard decisions. In the shared processing mode, the inputs are channel soft decisions for systematic and parity bits and apriori information for systematic bits, and the outputs are extrinsic information for systematic bits.

TCP is enhanced Turbo code system and will be able to support 44 384 Kbps data channels running at 333 Mhz.

The TCP2 supports:

- Parallel concatenated convolutional turbo decoding using the MAP algorithm
- All turbo code rates greater than or equal to 1/5
- 3GPP and CDMA2000 turbo encoder trellis
- 3GPP and CDMA2000 block sizes in standalone mode
- Larger block sizes in shared processing mode
- Both max log MAP and log MAP decoding
- Sliding windows algorithm with variable reliability and prolog lengths
- The prolog reduction algorithm
- Execution of a minimum and maximum number of iterations
- The SNR stopping criteria algorithm
- The CRC stopping criteria algorithm

## 14.2 Functions

This section lists the functions available in the TCP2 module CSL.

### 14.2.1 TCP2\_setParams

```
void TCP2_setParams      ( TCP2\_Params *restrict      configParams,
                          TCP2\_ConfigIc *restrict  configIc
                          )
```

#### Description

This function sets up the TCP input configuration parameters in the TCP2\_ConfigIc structure. The configuration values are passed in the configParams input argument.

#### Arguments

<code>configParams</code>	Pointer to the structure holding the TCP configuration parameters.
<code>configIc</code>	Pointer to the TCP2_ConfigIc structure to be filled.

#### Return Value

None

#### Pre Condition

None

#### Post Condition

None

#### Modifies

The configIc argument passed.

#### Example

```
TCP2_ConfigIc    configIc;
Uint32           cnt;
TCP2_BaseParams  configBase;
TCP2_Params      configParams;
Uint32           frameLen = 40;

// Assign the configuration parameters
configBase.frameLen    = frameLen;
configBase.inputSign   = TCP2_INPUT_SIGN_POSITIVE;
configBase.intFlag     = 1;
configBase.maxIter     = 8;
configBase.maxStarEn   = TRUE;
configBase.standard    = TCP2_STANDARD_3GPP;
configBase.crcLen      = 0;
configBase.crcPoly     = 0;
configBase.minIter     = 1;
configBase.numCrcPass  = 1;
configBase.outParmFlag = 0;
```

---

```

configBase.outputOrder = TCP2_OUT_ORDER_0_31;
configBase.prologRedEn = FALSE;
configBase.prologSize = 24;
configBase.rate = TCP2_RATE_1_3;
configBase.snr = 0;

for (cnt = 0; cnt < 16; cnt++)
    configBase.extrScaling [cnt] = 32;

// Setup the TCP configuration registers parameters
TCP2_genParams(&configBase, &configParams);

// Generate the configuration register values
TCP2_setParams(&configParams, &configIc);
...

```

## 14.2.2 TCP2\_tailConfig

```

void TCP2_tailConfig      ( TCP2 Standard           standard,
                           TCP2 Mode           mode,
                           TCP2 Map           map,
                           TCP2 Rate           rate,
                           TCP2 TailData *restrict tailData,
                           TCP2 ConfigIc *restrict configIc
                           )

```

### Description

This function generates the input control values IC6-IC11 based on the processing to be performed by the TCP. These values consist of the tail data following the systematics and parities data. This function calls specific tail generation functions depending on the standard followed.

### Arguments

standard	3G standard to be decoded.
mode	TCP processing mode (SA or SP)
map	TCP shared processing MAP
rate	Code rate of the TCP
tailData	Pointer to the tail data
configIc	Pointer to the TCP2_ConfigIc structure to be filled.

### Return Value

None

### Pre Condition

None

**Post Condition**

None

**Modifies**

The configlc argument passed.

**Example**

```
TCP2_ConfigIc      configIc;
TCP2_BaseParams    configBase;
TCP2_Params        configParams;
Uint32             frameLen = 40;
Uint32             cnt;

TCP2_TailData tailData []= { 0x2f,
                              0x31,
                              0x30,
                              0x20,
                              0x32,
                              0x27,
                              0x30,
                              0x0d,
                              0x10,
                              0x3f,
                              0x18,
                              0x3b };

TCP2_UserData *xabData = &tailData [frameLen];

// Assign the configuration parameters
configBase.mode      = TCP2_MODE_SA;
configBase.frameLen  = frameLen;
configBase.inputSign = TCP2_INPUT_SIGN_POSITIVE;
configBase.intFlag   = 1;
configBase.maxIter   = 8;
configBase.maxStarEn = TRUE;
configBase.standard  = TCP2_STANDARD_3GPP;
configBase.crcLen    = 0;
configBase.crcPoly   = 0;
configBase.minIter   = 1;
configBase.numCrcPass = 1;
configBase.outParmFlag = 0;
configBase.outputOrder = TCP2_OUT_ORDER_0_31;
configBase.prologRedEn = FALSE;
configBase.prologSize = 24;
configBase.rate      = TCP2_RATE_1_3;
configBase.snr       = 0;

for (cnt = 0; cnt < 16; cnt++)
    configBase.extrScaling [cnt] = 32;

// Setup the TCP configuration registers parameters
TCP2_genParams (&configBase, &configParams);

// Generate the configuration register values
TCP2_setParams (&configParams, &configIc);
```

```
TCP2_tailConfig ( configParams.standard,
                  configParams.mode,
                  configParams.map,
                  configParams.rate,
                  xabData, &configIc);
```

### 14.2.3 TCP2\_genlc

```
void TCP2_genlc      ( TCP2\_Params *restrict           configParams,
                      TCP2\_TailData *restrict       tailData,
                      TCP2\_ConfigIc *restrict       configIc
                      )
```

#### Description

This function sets up the TCP input configuration parameters in the TCP2\_ConfigIc structure. The configuration values are passed in the configParams input argument.

#### Arguments

configParams	Pointer to the structure holding the TCP configuration parameters.
tailData	Tail data
configIc	Pointer to the TCP2_ConfigIc structure to be filled.

#### Return Value

None

#### Pre Condition

None

#### Post Condition

None

#### Modifies

The configIc argument passed.

#### Example

```
TCP2_TailData tailData []= { 0x2f,
                             0x31,
                             0x30,
                             0x20,
                             0x32,
                             0x27,
                             0x30,
                             0x0d,
                             0x10,
                             0x3f,
                             0x18,
```



---

```

                                0x3b };
```

TCP2_ConfigIc	configIc;
TCP2_BaseParams	configBase;
TCP2_Params	configParams;
TCP2_TailData	*xabData;
UInt32	frameLen = 40;
UInt32	cnt;

```

xabData = &tailData [frameLen];

// Assign the configuration parameters
configBase.mode           = TCP2_MODE_SA;
configBase.frameLen       = frameLen;
configBase.inputSign      = TCP2_INPUT_SIGN_POSITIVE;
configBase.intFlag        = 1;
configBase.maxIter        = 8;
configBase.maxStarEn      = TRUE;
configBase.standard       = TCP2_STANDARD_3GPP;
configBase.crcLen         = 0;
configBase.crcPoly        = 0;
configBase.minIter        = 1;
configBase.numCrcPass     = 1;
configBase.outParmFlag    = 0;
configBase.outputOrder    = TCP2_OUT_ORDER_0_31;
configBase.prologRedEn    = FALSE;
configBase.prologSize     = 24;
configBase.rate           = TCP2_RATE_1_3;
configBase.snr            = 0;

for (cnt = 0; cnt < 16; cnt++)
    configBase.extrScaling [cnt] = 32;

// Setup the TCP configuration registers parameters
TCP2_genParams (&configBase, &configParams);

// Generate the configuration register values
TCP2_genIc (&configParams, xabData, &configIc);
```

## 14.2.4 TCP2\_genParams

```

UInt32 TCP2_genParams      ( TCP2\_BaseParams *restrict      configBase,
                               TCP2\_Params *restrict      configParams
                               )
```

### Description

This function copies the basic parameters, to the configParams parameters structure. For shared processing mode this function copies the configuration parameters for the first/middle sub-frame and the last sub frame. Hence, for this mode the function expects the configParams to be a pointer to an array of two TCP2\_Params structure.

### Arguments

---

configBase	Pointer to the TCP2_BaseParams structure
configParams	Pointer to the TCP configuration parameters structure.

**Return Value**

Uint32

- The number of sub frames for shared processing mode.

**Pre Condition**

configBase is populated with all the configuration parameters

**Post Condition**

None

**Modifies**

The configParams argument passed.

**Example**

```

TCP2_BaseParams  configBase;
TCP2_Params      configParams;
Uint32           frameLen = 40, cnt;

// Assign the configuration parameters
configBase.frameLen      = frameLen;
configBase.inputSign     = TCP2_INPUT_SIGN_POSITIVE;
configBase.intFlag       = 1;
configBase.maxIter       = 8;
configBase.maxStarEn     = TRUE;
configBase.standard      = TCP2_STANDARD_3GPP;
configBase.crcLen        = 0;
configBase.crcPoly       = 0;
configBase.minIter       = 1;
configBase.numCrcPass    = 1;
configBase.outParmFlag   = 0;
configBase.outputOrder   = TCP2_OUT_ORDER_0_31;
configBase.prologRedEn   = FALSE;
configBase.prologSize    = 24;
configBase.rate          = TCP2_RATE_1_3;
configBase.snr           = 0;

for (cnt = 0; cnt < 16; cnt++)
    configBase.extrScaling [cnt] = 32;

// Setup the TCP configuration registers parameters
TCP2_genParams(&configBase, &configParams);
...

```

## 14.2.5 TCP2\_calcSubBlocksSA

```
void TCP2_calcSubBlocksSA ( TCP2\_Params * configParams )
```

**Description**

This function calculates the number of sub blocks for the TCP standalone processing. The reliability length is also calculated. The configParams structure is populated with the calculated parameters.

**Arguments**

configParams	Pointer to the structure holding the TCP configuration parameters.
--------------	--

**Return Value**

None

**Pre Condition**

None

**Post Condition**

None

**Modifies**

The configParams argument passed.

**Example**

```

TCP2_BaseParams      configBase;
TCP2_Params          configParams;
Uint32               frameLen = 40;
Uint8                cnt;

// Assign the configuration parameters
configBase.mode       = TCP2_MODE_SA;
configBase.frameLen   = frameLen;
configBase.inputSign   = TCP2_INPUT_SIGN_POSITIVE;
configBase.intFlag     = 1;
configBase.maxIter     = 8;
configBase.maxStarEn   = TRUE;
configBase.standard    = TCP2_STANDARD_3GPP;
configBase.crcLen      = 0;
configBase.crcPoly     = 0;
configBase.minIter     = 1;
configBase.numCrcPass  = 1;
configBase.outParmFlag = 0;
configBase.outputOrder = TCP2_OUT_ORDER_0_31;
configBase.prologRedEn = FALSE;
configBase.prologSize  = 24;
configBase.rate        = TCP2_RATE_1_3;
configBase.snr         = 0;

for (cnt = 0; cnt < 16; cnt++)
    configBase.extrScaling [cnt] = 32;

// Setup the TCP configuration registers parameters
TCP2_genParams (&configBase, &configParams);

```

```
TCP2_calcSubBlocksSA (&configParams);
```

## 14.2.6 TCP2\_calcSubBlocksSP

**Uint32 TCP2\_calcSubBlocksSP** ( [TCP2\\_Params](#) \* *configParams* )

### Description

This function calculates the number of sub blocks for the TCP shared processing. The reliability length is also calculated and the configParams structure is populated. These parameters are calculated for the first/middle sub-frame and the last sub frame. The function expects the configParams to be a pointer to an array of two TCP2\_Params structure.

### Arguments

configParams	Pointer to the structure holding the TCP configuration parameters.
--------------	--

### Return Value

Uint32

- Number of sub frames the frame is divided into

### Pre Condition

None

### Post Condition

None

### Modifies

The configParams argument passed.

### Example

```

    TCP2_BaseParams    configBase;
    TCP2_Params         configParams;
    Uint32              frameLen = 40;
    Uint8               cnt;
    Uint32              numSubFrames;

    // Assign the configuration parameters
    configBase.mode      = TCP2_MODE_SA;
    configBase.frameLen  = frameLen;
    configBase.inputSign = TCP2_INPUT_SIGN_POSITIVE;
    configBase.intFlag   = 1;
    configBase.maxIter   = 8;
    configBase.maxStarEn = TRUE;
    configBase.standard  = TCP2_STANDARD_3GPP;
    configBase.crcLen    = 0;
    configBase.crcPoly   = 0;
    configBase.minIter   = 1;
    configBase.numCrcPass = 1;
    configBase.outParmFlag = 0;
    configBase.outputOrder = TCP2_OUT_ORDER_0_31;
    configBase.prologRedEn = FALSE;

```

---

```

configBase.prologSize      = 24;
configBase.rate            = TCP2_RATE_1_3;
configBase.snr             = 0;

for (cnt = 0; cnt < 16; cnt++)
    configBase.extrScaling [cnt] = 32;

// Setup the TCP configuration registers parameters
TCP2_genParams (&configBase, &configParams);
numSubFrames = TCP2_calcSubBlocksSP (&configParams);
...

```

## 14.2.7 TCP2\_tailConfig3GPP

```

void TCP2_tailConfig3GPP      ( TCP2\_Mode                mode,
                                TCP2\_Map                map,
                                TCP2\_Rate                rate,
                                TCP2\_TailData *restrict tailData,
                                TCP2\_ConfigIc *restrict configIc
                                )

```

### Description

This function generates the input control values IC6-IC11 for 3GPP channels. These values consist of the tail data following the systematics and parities data. This function is called from the generic TCP2\_tailConfig function.

### Arguments

mode	TCP processing mode (SA or SP)
map	TCP shared processing MAP
rate	TCP data code rate
tailData	Pointer to the tail data
configIc	Pointer to the IC values structure

### Return Value

None

### Pre Condition

None

### Post Condition

None

### Modifies

The configIc argument passed.

### Example

---

```

        TCP2_ConfigIc          configIc;
    TCP2_BaseParams            configBase;
    TCP2_Params                configParams;
    Uint32                     frameLen = 40;
    Uint16                     cnt;
    TCP2_TailData tailData []= { 0x2f,
                                0x31,
                                0x30,
                                0x20,
                                0x32,
                                0x27,
                                0x30,
                                0x0d,
                                0x10,
                                0x3f,
                                0x18,
                                0x3b };
    TCP2_TailData *xabData = &tailData[frameLen];

    // Assign the configuration parameters
    configBase.mode             = TCP2_MODE_SA;
    configBase.frameLen         = frameLen;
    configBase.inputSign        = TCP2_INPUT_SIGN_POSITIVE;
    configBase.intFlag          = 1;
    configBase.maxIter          = 8;
    configBase.maxStarEn        = TRUE;
    configBase.standard          = TCP2_STANDARD_3GPP;
    configBase.crcLen           = 0;
    configBase.crcPoly          = 0;
    configBase.minIter          = 1;
    configBase.numCrcPass        = 1;
    configBase.outParmFlag      = 0;
    configBase.outputOrder      = TCP2_OUT_ORDER_0_31;
    configBase.prologRedEn       = FALSE;
    configBase.prologSize       = 24;
    configBase.rate              = TCP2_RATE_1_3;
    configBase.snr               = 0;

    for (cnt = 0; cnt < 16; cnt++)
        configBase.extrScaling [cnt] = 32;

    // Setup the TCP configuration registers parameters
    TCP2_genParams (&configBase, &configParams);

    // Generate the configuration register values
    TCP2_setParams (&configParams, &configIc);

    TCP2_tailConfig3GPP(configParams.mode,
                        configParams.map,
                        configParams.rate,
                        xabData, &configIc);

```

## 14.2.8 TCP2\_tailConfigs2000

---

```

void TCP2_tailConfigs2000      ( TCP2\_Mode                mode,
                                TCP2\_Map                map,
                                TCP2\_Rate                rate,
                                TCP2\_TailData *restrict tailData,
                                TCP2\_ConfigIc *restrict configIc
                                )

```

### Description

This function generates the input control values IC6-IC11 for IS2000 channels. These values consist of the tail data following the systematics and parities data. This function is called from the generic TCP2\_tailConfig function.

### Arguments

mode	TCP processing mode (SA or SP)
map	TCP shared processing MAP
rate	TCP data code rate
tailData	Pointer to the tail data
configIc	Pointer to the IC values structure

### Return Value

None

### Pre Condition

None

### Post Condition

None

### Modifies

The configIc argument passed.

### Example

```

        TCP2_ConfigIc      configIc;
TCP2_BaseParams      configBase;
TCP2_Params          configParams;
uint32               frameLen = 40;
uint16               cnt;
TCP2_TailData tailData []= { 0x2f,
                              0x31,
                              0x30,
                              0x20,
                              0x32,
                              0x27,
                              0x30,
                              0x0d,
                              0x10,

```

---

```

                                0x3f,
                                0x18,
                                0x3b };
    TCP2_TailData *xabData = &tailData[frameLen];

    // Assign the configuration parameters
    configBase.mode           = TCP2_MODE_SA;
    configBase.frameLen       = frameLen;
    configBase.inputSign      = TCP2_INPUT_SIGN_POSITIVE;
    configBase.intFlag        = 1;
    configBase.maxIter         = 8;
    configBase.maxStarEn      = TRUE;
    configBase.standard        = TCP2_STANDARD_3GPP;
    configBase.crcLen         = 0;
    configBase.crcPoly         = 0;
    configBase.minIter        = 1;
    configBase.numCrcPass      = 1;
    configBase.outParmFlag     = 0;
    configBase.outputOrder     = TCP2_OUT_ORDER_0_31;
    configBase.prologRedEn     = FALSE;
    configBase.prologSize      = 24;
    configBase.rate            = TCP2_RATE_1_3;
    configBase.snr             = 0;

    for (cnt = 0; cnt < 16; cnt++)
        configBase.extrScaling [cnt] = 32;

    // Setup the TCP configuration registers parameters
    TCP2_genParams (&configBase, &configParams);

    // Generate the configuration register values
    TCP2_setParams (&configParams, &configIc);

    TCP2_tailConfigIs2000 ( configParams.mode,
                           configParams.map,
                           configParams.rate,
                           xabData, &configIc);

```

## 14.2.9 TCP2\_deinterleaveExt

```

void TCP2_deinterleaveExt ( TCP2\_ExtrinsicData *      aprioriMap1,
                           const TCP2\_ExtrinsicData*    extrinsicsMap2,
                           const Uint16 *               interleaverTable,
                           Uint32                       numExt
                           )

```

### Description

This function de-interleaves the MAP2 extrinsics data to generate apriori data for the MAP1 decode. This function is for use in performing shared processing.

### Arguments



---

<code>aprioriMap1</code>	Apriori data for MAP1 decode
<code>extrinsicsMap2</code>	Extrinsics data
<code>interleaverTable</code>	Interleaver data table
<code>numExt</code>	Number of Extrinsics

**Return Value**

None

**Pre Condition**

None

**Post Condition**

None

**Modifies**

The `aprioriMap1` argument passed is modified to contain the deinterleaved data.

**Example**

```
extern TCP2_ExtrinsicData    *aprioriMap1;
extern TCP2_ExtrinsicData    *extrinsicsMap2;
extern Uint16                *interleaverTable;
Uint32 numExt = 20800;

<...MAP 2 decode...>

TCP2_deinterleaveExt(    aprioriMap1,
                        extrinsicsMap2,
                        interleaverTable,
                        numExt);

<...MAP 1 decode...>
...
```

## 14.2.10 TCP2\_interleaveExt

```
void TCP2_interleaveExt    ( TCP2\_ExtrinsicData*    aprioriMap2,
                           const TCP2\_ExtrinsicData *    extrinsicsMap1,
                           const Uint16 *                interleaverTable,
                           Uint32                        numExt
                           )
```

**Description**

This function interleaves the MAP1 extrinsics data to generate apriori data for the MAP2 decode. This function is for used in performing shared processing.

**Arguments**

---

aprioriMap2	Apriori data for MAP2 decode
extrinsicsMap1	Extrinsics data
interleaverTable	Interleaver data table
numExt	Number of Extrinsics

**Return Value**

None

**Pre Condition**

None

**Post Condition**

None

**Modifies**

The aprioriMap2 argument passed is modified to contain the interleaved data.

**Example**

```
extern TCP2_ExtrinsicData    *aprioriMap2;
extern TCP2_ExtrinsicData    *extrinsicsMap1;
extern Uint16                *interleaverTable;
Uint32 numExt = 20800;

<...MAP 1 decode...>
TCP2_interleaveExt(    aprioriMap2,
                      extrinsicsMap1,
                      interleaverTable,
                      numExt);

<...MAP 2 decode...>
...
```

## 14.2.11 TCP2\_depunctInputs

```
void TCP2_depunctInputs    (    Uint32                frameLen,
                              TCP2\_UserData *    inputData,
                              TCP2\_Rate                rate,
                              Uint32                scalingFact,
                              TCP2\_InputData *    depunctData
                              )
```

**Description**

This function scales and sorts input data of any code rate into a code rate 1/5 format.

**Arguments**

frameLen	Input data length in bytes
inputData	Input data

rate	Input data code rate
scalingFact	Scaling factor
depunctData	Depunctured data

**Return Value**

None

**Pre Condition**

None

**Post Condition**

None

**Modifies**

The depunctData argument passed, to contain the data depunctured to rate 1/5

**Example**

```

        TCP2_UserData inputData []= { 0x2f,
                                       0x31,
                                       0x30,
                                       0x20,
                                       0x32,
                                       0x27,
                                       0x30,
                                       0x0d,
                                       0x10,
                                       0x3f,
                                       0x18,
                                       0x3b };
    Uint32          rate = TCP2_RATE_1_4;
    Uint32          frameLength = 40;
    TCP2_InputData * depunctData;
    Uint32          scalingFact;

    TCP2_depunctInputs (frameLength,
                       inputData,
                       rate
                       scalingFact,
                       depunctData);

```

## 14.2.12 TCP2\_calculateHd

<b>void TCP2_calculateHd</b>	<b>( const <a href="#">TCP2_ExtrinsicData</a>*</b>	<b><i>extrinsicsMap1,</i></b>
	<b>const <a href="#">TCP2_ExtrinsicData</a>*</b>	<b><i>apriori,</i></b>
	<b>const <a href="#">TCP2_UserData</a>*</b>	<b><i>channelData,</i></b>
	<b>Uint32 *</b>	<b><i>hardDecisions,</i></b>
	<b>Uint16</b>	<b><i>numExt</i></b>

)

### Description

This function calculates the hard decisions following multiple MAP decodings in shared processing mode.

### Arguments

<code>extrinsicsMap1</code>	Extrinsics data following MAP1 decode
<code>apriori</code>	Apriori data following MAP2 decode
<code>channelData</code>	Input channel data
<code>hardDecisions</code>	Hard decisions
<code>numExt</code>	Number of extrinsics

### Return Value

None

### Pre Condition

None

### Post Condition

None

### Modifies

The `hardDecisions` argument passed, to contain the calculated hard decisions

### Example

```
extern TCP2_ExtrinsicData    *apriori;
extern TCP2_ExtrinsicData    *extrinsicsMap1;
extern Uint32                numExt = 20800;
extern TCP2_UserData         *channelData;
extern Uint32                *hardDecisions;

<...Iterate through MAP1 and MAP2 decodes...>
TCP2_calculateHd( extrinsicsMap1,
                  apriori,
                  channelData,
                  hardDecisions,
                  numExt );

...
```

## 14.2.13 TCP2\_demuxInput

```
void TCP2_demuxInput      (  Uint32      rate,
                           Uint32      frameLen,
                           const TCP2\_UserData * input,
                           const Uint16 * interleaver,
```

---

[TCP2\\_ExtrinsicData\\*](#)
*nonInterleaved,*
[TCP2\\_ExtrinsicData\\*](#)
*interleaved*

)

### Description

This function splits the input data into two working sets. One set contains the non-interleaved input data and is used with the MAP 1 decoding. The other contains the interleaved input data and is used with the MAP2 decoding. This function is used in shared processing mode.

### Arguments

rate	TCP data code rate
frameLen	Frame length
input	Input channel data
interleaver	Interleaver data table
nonInterleaved	Non Interleaved data for SP MAP0
interleaved	Interleaved data for SP MAP1

### Return Value

None

### Pre Condition

None

### Post Condition

None

### Modifies

The nonInterleaved argument, to contain the non-interleaved data and the interleaved argument, to contain the interleaved data.

### Example

```
extern TCP2_ExtrinsicData    *interleaved;
extern TCP2_ExtrinsicData    *nonInterleaved;
Uint32                      frameLen = 20800;
extern TCP2_UserData         *inputData;
extern Uint16                *interleaver;

TCP2_demuxInput ( TCP2_RATE_1_4,
                  frameLen,
                  inputData,
                  interleaver,
                  interleaved,
                  nonInterleaved);

...
```

### INLINE FUNCTIONS

---

## 14.2.14 TCP2\_normalCeil

```
CSL_IDEF_INLINE Uint32 TCP2_normalCeil          (  Uint32    val1,
                                                Uint32    val2
                                                )
```

### Description

Returns the value rounded to the nearest integer, greater than or equal to (val1/val2).

### Arguments

val1	Value to be augmented.
val2	Value by which val1 must be divisible.

### Return Value

Uint32

### Pre Condition

None

### Post Condition

None

### Modifies

None

### Example

```

    Uint32    frameLen = 51200;
    Uint32    numSubFrame;

    // to calculate the number of sub frames for SP mode
    numSubFrame = TCP2_normalCeil(frameLen,
                                   TCP2_SUB_FRAME_SIZE_MAX);
    ...

```

## 14.2.15 TCP2\_ceil

```
CSL_IDEF_INLINE Uint32 TCP2_ceil          (  Uint32    val,
                                                Uint32    pwr2
                                                )
```

### Description

Returns the value rounded to the nearest integer, greater than or equal to (val/(2^pwr2)).

### Arguments

val	Value to be augmented.
pwr2	The power of two by which val must be divisible.

---

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```

    Uint32    val1 = 512;
    Uint32    val2 = 4;
    Uint32    val3;

    val3 = TCP2_ceil(val1, val2);
    ...

```

## 14.2.16 TCP2\_setExtScaling

```

CSL_IDEF_INLINE Uint32 TCP2_setExtScaling
(
    Uint8    extrVal1,
    Uint8    extrVal2,
    Uint8    extrVal3,
    Uint8    extrVal4
)

```

**Description**

This function formats individual bytes into a 32-bit word, which is used to set the extrinsic configuration registers.

**Arguments**

extrVal1	Extrinsic scaling value 1
extrVal2	Extrinsic scaling value 2
extrVal3	Extrinsic scaling value 3
extrVal4	Extrinsic scaling value 4

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

---

**Modifies**

None

**Example**

```
extern TCP2_Params      *configParams;
TCP2_ConfigIc          configIc;
configIc.ic12 = TCP2_setExtScaling(configParams->extrScaling [0],
                                   configParams->extrScaling [1],
                                   configParams->extrScaling [2],
                                   configParams->extrScaling [3]);

...

```

## 14.2.17 TCP2\_makeTailArgs

```
CSL_IDEF_INLINE Uint32 TCP2_makeTailArgs      ( Uint8   byte17_12,
                                                Uint8   byte11_6,
                                                Uint8   byte5_0
                                                )
```

**Description**

This function formats individual bytes into a 32-bit word, which is used to set the tail bits configuration registers.

**Arguments**

<code>byte17_12</code>	Byte to be placed in bits 17-12 of the 32-bit value
<code>byte11_6</code>	Byte to be placed in bits 11-6 of the 32-bit value
<code>byte5_0</code>	Byte to be placed in bits 5-0 of the 32-bit value

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
extern TCP2_UserData  *userData;
TCP2_ConfigIc        configIc;
TCP2_UserData        *xabData;
Uint32               frameLen = 40;

xabData = &userData [frameLen];

configIc.ic6 = TCP2_makeTailArgs( xabData[10],

```



---

```
xabData[8],
xabData[6]);
```

```
...
```

## 14.2.18 TCP2\_getAccessErr

**CSL\_IDEF\_INLINE Uint32 TCP2\_getAccessErr ( void )**

### Description

This function returns the ACC bit value of the TCPERR register indicating whether an invalid access has been made to the TCP during operation.

0 - No error

1 - TCP rams (syst, parities, hard decisions, extrinsics, aprioris) access is not allowed in state 1. This causes an error interrupt to occur.

### Arguments

None

### Return Value

Uint32

### Pre Condition

None

### Post Condition

None

### Modifies

None

### Example

```
if (TCP2_getAccessErr()) {
    ...
}
```

## 14.2.19 TCP2\_getErr

**CSL\_IDEF\_INLINE Uint32 TCP2\_getErr ( void )**

### Description

This function returns the ERR bit value of the TCPERR register indicating whether an error has occurred during TCP operation.

### Arguments

None

### Return Value

Uint32

### Pre Condition

None

### Post Condition

---

None

**Modifies**

None

**Example**

```
if (TCP2_getErr()) {
    ...
}
```

## 14.2.20 TCP2\_getTcpErrors

**CSL\_IDEF\_INLINE Uint32 TCP2\_getTcpErrors** ( void )

**Description**

This function returns the TCPERR register value.

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
if (TCP2_getTcpErrors()) {
    ...
}
```

## 14.2.21 TCP2\_getFrameLenErr

**CSL\_IDEF\_INLINE Uint32 TCP2\_getFrameLenErr** ( void )

**Description**

This function returns a boolean value indicating whether an invalid frame length has been programmed in the TCP during operation.

0 - no error.

1 - (SA mode) frame length < 40 or frame length > 20730.

- (SP mode) frame length < 256 or frame length > 20480 and f%256!=0 for the first or middle subframes.

- (SP mode) if f<128 or f>20480 for the last subframe.

---

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
if (TCP2_getFrameLenErr()) {
    ...
}
```

## 14.2.22 TCP2\_getProlLenErr

**CSL\_IDEF\_INLINE Uint32 TCP2\_getProlLenErr ( void )**

**Description**

This function returns the P bit value indicating whether an invalid prolog length has been programmed into the TCP.

0 - no error

1 - Prolog length < 4 or > 48

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
if (TCP2_getProlLenErr()) {
    ...
}
```

## 14.2.23 TCP2\_getSubFrameErr

**CSL\_IDEF\_INLINE Uint32 TCP2\_getSubFrameErr ( void )**

---

**Description**

This function returns a boolean value indicating whether the sub-frame length programmed into the TCP is invalid.

0 - no error

1 - sub-frame length > 20480 (SP mode)

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
if (TCP2_getSubFrameErr()) {
    ...
}
```

## 14.2.24 TCP2\_getRelLenErr

**CSL\_IDEF\_INLINE Uint32 TCP2\_getRelLenErr ( void )**

**Description**

This function returns the R bit value indicating whether an invalid reliability length has been programmed into the TCP. The reliability length must be  $40 < RL < 128$  for SA Mode, or must be 128 during first/middle subframes of SP mode, and must be  $> 64$  in the last subframe.

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
if (TCP2_getRelLenErr()) {
}
```

---

### 14.2.25 TCP2\_getSnrErr

CSL\_IDEF\_INLINE Uint32 TCP2\_getSnrErr ( void )

**Description**

This function returns the SNR bit value indicating whether the SNR threshold exceeded 100 (1) or not (0).

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
if (TCP2_getSnrErr()) {  
    ...  
}
```

### 14.2.26 TCP2\_getInterleaveErr

CSL\_IDEF\_INLINE Uint32 TCP2\_getInterleaveErr ( void )

**Description**

This function returns the INTER value bit indicating whether the TCP was incorrectly programmed to receive an interleaver table. An interleaver table can only be sent when operating in standalone mode. This bit(1) indicates if an interleaver table was sent when in shared processing mode.

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

---

```

        if (TCP2_getInterleaveErr()) {
            ...
        }

```

## 14.2.27 TCP2\_getOutParmErr

**CSL\_IDEF\_INLINE Uint32 TCP2\_getOutParmErr ( void )**

### Description

This function returns the OP bit value (1) indicating whether the TCP was programmed to transfer output parameters in shared processing mode. The output parameters are only valid when operating in standalone mode.

### Arguments

None

### Return Value

Uint32

### Pre Condition

None

### Post Condition

None

### Modifies

None

### Example

```

        if (TCP2_getOutParmErr()) {
            ...
        }

```

## 14.2.28 TCP2\_getMaxMinErr

**CSL\_IDEF\_INLINE Uint32 TCP2\_getMaxMinErr ( void )**

### Description

This function returns the MAXMINITER bit value indicating whether the TCP was programmed with the minimum iterations value greater than the maximum iterations.

0 = no error

1 = min\_iter > max\_iter

### Arguments

None

### Return Value

Uint32

### Pre Condition

None

### Post Condition

None

**Modifies**

None

**Example**

```
if (TCP2_getMaxMinErr()) {
    ...
}
```

## 14.2.29 TCP2\_getNumIt

**CSL\_IDEF\_INLINE Uint32 TCP2\_getNumIt ( void )**

**Description**

This function returns the number of decoded iterations of the TCP in standalone processing mode. This function reads the output parameters register. Alternatively, the EDMA can be used to transfer the output parameters following the hard decisions (recommended).

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
Uint32  numIter;

numIter = TCP2_getNumIt();
...
```

## 14.2.30 TCP2\_getSnrM1

**CSL\_IDEF\_INLINE Uint32 TCP2\_getSnrM1 ( void )**

**Description**

This function returns the 1st moment of SNR calculation. This function reads the output parameters register. Alternatively, the EDMA can be used to transfer the output parameters following the hard decisions (recommended).

**Arguments**

None

**Return Value**

Uint32

---

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```

    Uint32 snrM1;
    snrM1 = TCP2_getSnrM1();
    ...

```

## 14.2.31 TCP2\_getSnrM2

**CSL\_IDEF\_INLINE Uint32 TCP2\_getSnrM2 ( void )**

**Description**

This function returns the second moment of SNR calculation. This function reads the output parameters register. Alternatively, the EDMA can be used to transfer the output parameters following the hard decisions (recommended).

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```

    Uint32      snrM2;
    snrM2 = TCP2_getSnrM2();
    ...

```

## 14.2.32 TCP2\_getMap

**CSL\_IDEF\_INLINE Uint32 TCP2\_getMap ( void )**

**Description**

This function returns the active MAP of the TCP. This function reads the output parameters register. Alternatively, the EDMA can be used to transfer the output parameters following the hard decisions (recommended).

0 - MAP 0 is active 1 - MAP 1 is active



---

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```

    Uint32 activeMap;

    activeMap = TCP2_getMap();
    ...

```

## 14.2.33 TCP2\_getMap0Err

**CSL\_IDEF\_INLINE Uint32 TCP2\_getMap0Err ( void )**

**Description**

This function returns the number of re-encode errors for MAP 0. This function reads the output parameters register. Alternatively, the EDMA can be used to transfer the output parameters following the hard decisions (recommended).

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```

    Uint32 map0Err;
    map0Err = TCP2_getMap0Err();

```

## 14.2.34 TCP2\_getMap1Err

**CSL\_IDEF\_INLINE Uint32 TCP2\_getMap1Err ( void )**

**Description**

This function returns the number of re-encode errors for MAP 1. This function reads the output

---

parameters register. Alternatively, the EDMA can be used to transfer the output parameters following the hard decisions (recommended).

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```

    Uint32 maplErr;
    maplErr = TCP2_getMaplErr();
    ...

```

## 14.2.35 TCP2\_statRun

**CSL\_IDEF\_INLINE Uint32 TCP2\_statRun ( void )**

**Description**

This function returns a boolean status indicating whether the TCP MAP decoder is in state 0 or state 1-8 (running or not).

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```

    while (!TCP2_statRun());
    ...

```

## 14.2.36 TCP2\_statError

**CSL\_IDEF\_INLINE Uint32 TCP2\_statError ( void )**

---

**Description**

This function returns the ERR bit value of the TCPSTAT register indicating whether TCP has encountered an error in the input register configuration..

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
if (TCP2_statError()){
    ...
}
```

## 14.2.37 TCP2\_statWaitlc

**CSL\_IDEF\_INLINE Uint32 TCP2\_statWaitlc** ( void )

**Description**

This function returns the WIC bit status indicating whether the TCP is waiting to receive new IC values.

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
if (TCP2_statWaitIc()) {
    ...
}
```

## 14.2.38 TCP2\_statWaitInter

---

**CSL\_IDEF\_INLINE Uint32 TCP2\_statWaitInter ( void )**
**Description**

This function returns the WINT status indicating whether the TCP is waiting to receive interleaver table data.

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
if (TCP2_statWaitInter()) {
    ...
}
```

## 14.2.39 TCP2\_statWaitSysPar

**CSL\_IDEF\_INLINE Uint32 TCP2\_statWaitSysPar ( void )**
**Description**

This function returns the WSP bit status indicating whether the TCP is waiting to receive systematic and parity data.

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
if (TCP2_statWaitSysPar()){
    ...
}
```

---

## 14.2.40 TCP2\_statWaitApriori

**CSL\_IDEF\_INLINE Uint32 TCP2\_statWaitApriori** ( void )

### Description

This function returns the WAP bit status indicating whether the TCP is waiting to receive apriori data.

### Arguments

None

### Return Value

Uint32

### Pre Condition

None

### Post Condition

None

### Modifies

None

### Example

```
if (TCP2_statWaitApriori()) {
    ...
}
```

## 14.2.41 TCP2\_statWaitExt

**CSL\_IDEF\_INLINE Uint32 TCP2\_statWaitExt** ( void )

### Description

This function returns the REXT bit status indicating whether the TCP is waiting for extrinsic data to be read.

### Arguments

None

### Return Value

Uint32

### Pre Condition

None

### Post Condition

None

### Modifies

None

### Example

```
if (TCP2_statWaitExt()) {
    ...
}
```

---

}

## 14.2.42 TCP2\_statWaitHardDec

**CSL\_IDEF\_INLINE Uint32 TCP2\_statWaitHardDec** ( void )

### Description

This function returns the RHD bit status indicating whether the TCP is waiting for the hard decisions data to be read.

### Arguments

None

### Return Value

Uint32

### Pre Condition

None

### Post Condition

None

### Modifies

None

### Example

```
if (TCP2_statWaitHardDec()) {
    ...
}
```

## 14.2.43 TCP2\_statWaitOutParm

**CSL\_IDEF\_INLINE Uint32 TCP2\_statWaitOutParm** ( void )

### Description

This function returns the ROP bit status indicating whether the TCP is waiting for the output parameters to be read.

### Arguments

None

### Return Value

Uint32

### Pre Condition

None

### Post Condition

None

### Modifies

None

---

**Example**

```
if (TCP2_statWaitOutParm()) {
    ...
}
```

## 14.2.44 TCP2\_statEmuHalt

**CSL\_IDEF\_INLINE Uint32 TCP2\_statEmuHalt** ( void )

**Description**

This function returns the emuhalt bit status indicating whether the TCP is halted due to emulation.

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
if (TCP2_statEmuHalt()) {
    ...
}
```

## 14.2.45 TCP2\_statActMap

**CSL\_IDEF\_INLINE Uint32 TCP2\_statActMap** ( void )

**Description**

This function returns the active\_map bit status of the TCPSTAT register indicating whether the TCP MAP 0 is active (0) or the TCP MAP 1 is active (1).

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

---

**Modifies**

None

**Example**

```

    Uint32 activeMap;
    ...
    activeMap = TCP2_statActMap();
    ...

```

## 14.2.46 TCP2\_statActState

**CSL\_IDEF\_INLINE Uint32 TCP2\_statActState** ( void )

**Description**

This function returns the active\_state bit status indicating the active TCP MAP decoder state.

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```

    Uint32 activeState;
    ...
    activeState = TCP2_statActState();
    ...

```

## 14.2.47 TCP2\_statActIter

**CSL\_IDEF\_INLINE Uint32 TCP2\_statActIter** ( void )

**Description**

This function returns the active\_iter bit status indicating the active TCP iteration.

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**



---

None

**Modifies**

None

**Example**

```

    Uint32 activeIter;
    ...
    activeIter = TCP2_statActIter();
    ...

```

## 14.2.48 TCP2\_statSnr

**CSL\_IDEF\_INLINE Uint32 TCP2\_statSnr** ( void )

**Description**

This function returns the snr\_exceed bits, indicating whether the TCP MAP 0 or MAP 1 passed the SNR criteria in a particular iteration.

0 - All fail, 1 - MAP 1 failed, 2 - MAP 0 failed, 3 - All passed

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```

    Uint32 snrExceed;
    ...
    snrExceed = TCP2_statSnr();
    ...

```

## 14.2.49 TCP2\_statCrc

**CSL\_IDEF\_INLINE Uint32 TCP2\_statCrc** ( void )

**Description**

This function returns the crc\_pass bit boolean status indicating whether the TCP passed CRC check.

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
if (TCP2_statCrc()) {
    ...
}
```

## 14.2.50 TCP2\_statTcpState

**CSL\_IDEF\_INLINE Uint32 TCP2\_statTcpState ( void )**

**Description**

This function returns the state of the TCP state machine for the standalone mode or shared processing mode.

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
Uint32 tcpState;
...
tcpState = TCP2_statTcpState();
...
```

## 14.2.51 TCP2\_getExecStatus

**CSL\_IDEF\_INLINE Uint32 TCP2\_getExecStatus ( void )**

**Description**

This function returns the TCPSTAT register value.

**Arguments**

None

---

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```

    Uint32 tcpStatus;

    tcpStatus = TCP2_getExecStatus();
    ...

```

## 14.2.52 TCP2\_getExtEndian

**CSL\_IDEF\_INLINE Uint32 TCP2\_getExtEndian** ( void )

**Description**

This function returns the value programmed into the TCP\_END register for the extrinsics data indicating whether the data is in its native 8-bit format ('1') or consists of values packed in little endian format into 32-bit words ('0'). This should always be '0' for little endian operation.

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```

    if (TCP2_getExtEndian()) {
    }
    ...

```

## 14.2.53 TCP2\_getInterEndian

**CSL\_IDEF\_INLINE Uint32 TCP2\_getInterEndian** ( void )

**Description**

Returns the value programmed into the TCP\_END register for the interleaver table data indicating

---

whether the data is in its native 8-bit format ('1') or consists of values packed in little endian format into 32-bit words ('0'). This should always be '0' for little endian operation.

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
if (TCP2_getInterEndian()) {
    ...
}
```

## 14.2.54 TCP2\_getSlpzbvss

**CSL\_IDEF\_INLINE Uint32 TCP2\_getSlpzbvss ( void )**

**Description**

This function gets the configuration of the internal control of the slpzbvss.

0 = sleep mode disabled

1 = internal control of slpzbvss enabled

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
if (TCP2_getSlpzbvss()) {
    ...
}
```

## 14.2.55 TCP2\_getSlpzbvdd

---

**CSL\_IDEF\_INLINE Uint32 TCP2\_getSlpzd** ( void )

**Description**

This function gets the configuration of the internal control of the slpzd.

0 = sleep mode disabled

1 = internal control of slpzd enabled

**Arguments**

None

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
if (TCP2_getSlpzd()) {
    ...
}
```

## 14.2.56 TCP2\_setExtEndian

**CSL\_IDEF\_INLINE void TCP2\_setExtEndian** ( Uint32 *endianMode* )

**Description**

This function programs TCP to view the format of the extrinsics data as either native 8-bit format ('1') or values packed into 32-bit words in little endian format ('0'). This should always be '0' for little endian operation.

**Arguments**

*endianMode*      Endian setting for extrinsics data

**Return Value**

None

**Pre Condition**

None

**Post Condition**

TCPEND register bit for the extrinsics data is configured in the mode passed.

**Modifies**

TCPEND register

**Example**

```
TCP2_setExtEndian(1);
```

...

## 14.2.57 TCP2\_setInterEndian

**CSL\_IDEF\_INLINE void TCP2\_setInterEndian ( Uint32 *endianMode* )**

### Description

This function programs TCP to view the format of the interleaver data as either native 8-bit format ('1') or values packed into 32-bit words in little endian format ('0'). This should always be '0' for little endian operation.

### Arguments

*endianMode*                  Endian setting for interleaver data

### Return Value

None

### Pre Condition

None

### Post Condition

TCPEND register bit for the interleaver data is configured in the mode passed.

### Modifies

TCPEND register

### Example

```
TCP2_setInterEndian(1);
...
```

## 14.2.58 TCP2\_setNativeEndian

**CSL\_IDEF\_INLINE void TCP2\_setNativeEndian ( void )**

### Description

This function programs the TCP to view the format of all data as native 8/16-bit format. This should only be used when running in big endian mode.

### Arguments

None

### Return Value

None

### Pre Condition

None

### Post Condition

TCPEND register configured to native mode for all data.

### Modifies

TCPEND register

---

**Example**

```
TCP2_setNativeEndian();
...
```

## 14.2.59 TCP2\_setPacked32Endian

**CSL\_IDEF\_INLINE void TCP2\_setPacked32Endian ( void )**

**Description**

This function programs the TCP to view the format of all data as packed data in 32-bit words. This should always be used when running in little endian mode and should be used in big endian mode only if the CPU is formatting the data.

**Arguments**

None

**Return Value**

None

**Pre Condition**

None

**Post Condition**

TCPEND register configured to packed 32 mode for all data.

**Modifies**

TCPEND register

**Example**

```
TCP2_setPacked32Endian();
...
```

## 14.2.60 TCP2\_start

**CSL\_IDEF\_INLINE void TCP2\_start ( void )**

**Description**

This function starts the TCP by writing a '1h' to the EXEINST field of the TCPEXE register. See also [TCP2\\_debug\(\)](#), [TCP2\\_debugStep\(\)](#) and [TCP2\\_debugComplete\(\)](#).

**Arguments**

None

**Return Value**

None

**Pre Condition**

None

**Post Condition**

TCP state machine starts executing.

**Modifies**

TCPEXE register

**Example**

```
TCP2_start();
...
```

## 14.2.61 TCP2\_debug

**CSL\_IDEF\_INLINE void TCP2\_debug** ( void )

**Description**

This function puts the TCP into debug mode by writing '4h' to the EXEINST field of the TCPEXE register. Normal initialization is performed and TCP waits in MAP state 0 for Debug Step or Debug Complete to be performed. See also [TCP2\\_start\(\)](#), [TCP2\\_debugStep\(\)](#) and [TCP2\\_debugComplete\(\)](#).

**Arguments**

None

**Return Value**

None

**Pre Condition**

None

**Post Condition**

EXEINST field of the TCPEXE register is configured.

**Modifies**

TCPEXE register

**Example**

```
TCP2_debug( );
...
```

## 14.2.62 TCP2\_debugStep

**CSL\_IDEF\_INLINE void TCP2\_debugStep** ( void )

**Description**

This function executes one MAP decode and waits in state 6 when the TCP is in Debug mode, by writing '5h' to the EXEINST field of the TCPEXE register. See also [TCP2\\_start\(\)](#), [TCP2\\_debug\(\)](#), and [TCP2\\_debugComplete\(\)](#).

**Arguments**

None

**Return Value**

None

**Pre Condition**

None

**Post Condition**

EXEINST field of the TCPEXE register is configured



---

**Modifies**

TCPEXE register

**Example**

```
TCP2_debugStep();
...
```

## 14.2.63 TCP2\_debugComplete

**CSL\_IDEF\_INLINE void TCP2\_debugComplete ( void )**

**Description**

This function executes the remaining MAP decodes when the TCP is in Debug mode, by writing '6h' to the EXEINST field of the TCPEXE register. See also [TCP2\\_start\(\)](#), [TCP2\\_debug\(\)](#), and [TCP2\\_debugStep\(\)](#).

**Arguments**

None

**Return Value**

None

**Pre Condition**

None

**Post Condition**

EXEINST field of the TCPEXE register is configured.

**Modifies**

TCPEXE register

**Example**

```
TCP2_debugComplete();
...
```

## 14.2.64 TCP2\_reset

**CSL\_IDEF\_INLINE void TCP2\_reset ( void )**

**Description**

This function performs a soft reset of all TCP registers except for TCPEXE and TCPEND registers.

**Arguments**

None

**Return Value**

None

**Pre Condition**

None

**Post Condition**

Performs soft reset of TCP2.

**Modifies**

TCPEXE register

**Example**

```
TCP2_reset();
...
```

## 14.2.65 TCP2\_setSlpzdvd

**CSL\_IDEF\_INLINE void TCP2\_setSlpzdvd** ( **Uint32** *slpzdvdCtrl* )

**Description**

This function enables/disables the internal control of the slpzdvd.

**Arguments**

*slpzdvdCtrl*      Enable/disable configuration of the slpzdvd

**Return Value**

None

**Pre Condition**

None

**Post Condition**

TCPEND register configured with the value passed.

**Modifies**

TCPEND register

**Example**

```
TCP2_setSlpzdvd(1);
...
```

## 14.2.66 TCP2\_setSlpzdvs

**CSL\_IDEF\_INLINE void TCP2\_setSlpzdvs** ( **Uint32** *slpzdvsCtrl* )

**Description**

This function enables/disables the internal control of the slpzdvs.

**Arguments**

*slpzdvsCtrl*      Enable/disable configuration of the slpzdvs

**Return Value**

None

**Pre Condition**

None

**Post Condition**

TCPEND register configured with the value passed.

**Modifies**

TCPEND register

**Example**

```
TCP2_setSlpZvss(1);
...
```

## 14.2.67 TCP2\_getIcConfig

**CSL\_IDEF\_INLINE void TCP2\_getIcConfig** ( [TCP2\\_ConfigIc](#) \* *config* )

**Description**

This function reads the input configuration values currently programmed into the TCP.

**Arguments**

*config* TCP configuration structure to hold the read values

**Return Value**

None

**Pre Condition**

None

**Post Condition**

*config* structure contains the TCP input configuration values.

**Modifies**

None

**Example**

```
TCP2_ConfigIc configIc;
TCP2_getIcConfig(&configIc);
...
```

## 14.2.68 TCP2\_icConfig

**CSL\_IDEF\_INLINE void TCP2\_icConfig** ( [TCP2\\_ConfigIc](#) \* *config* )

**Description**

Programs the TCP with the input configuration values passed in the TCP2\_ConfigIc structure. This is not the recommended means by which to program the TCP, as it is more efficient to transfer the IC values using the EDMA.

**Arguments**

*config* TCP configuration structure containing the values to be programmed

**Return Value**

None

**Pre Condition**

---

None

**Post Condition**

TCP input configuration registers are programmed with the values passed.

**Modifies**

TCP input configuration registers.

**Example**

```
TCP2_ConfigIc configIc;
configIc.ic0 = 0x00283300;
configIc.ic1 = 0x00270000;
configIc.ic2 = 0x00080118;
configIc.ic3 = 0x00000011;
configIc.ic4 = 0x00000100;
configIc.ic5 = 0x00000000;
configIc.ic6 = 0x00032c2f;
configIc.ic7 = 0x00027831;
configIc.ic8 = 0x00000000;
configIc.ic9 = 0x00018430;
configIc.ic10 = 0x0003bfcd;
configIc.ic11 = 0x00000000;
configIc.ic12 = 0x00820820;
configIc.ic13 = 0x00820820;
configIc.ic14 = 0x00820820;
configIc.ic15 = 0x00820820;

TCP2_icConfig(&configIc);
...
```

## 14.2.69 TCP2\_icConfigArgs

CSL\_IDEF\_INLINE void TCP2\_icConfigArgs

(    Uint32    *ic0*,  
       Uint32    *ic1*,  
       Uint32    *ic2*,  
       Uint32    *ic3*,  
       Uint32    *ic4*,  
       Uint32    *ic5*,  
       Uint32    *ic6*,  
       Uint32    *ic7*,  
       Uint32    *ic8*,  
       Uint32    *ic9*,  
       Uint32    *ic10*,  
       Uint32    *ic11*,

---

```

        Uint32    ic12,
        Uint32    ic13,
        Uint32    ic14,
        Uint32    ic15
    )

```

**Description**

Programs the TCP with the input configuration values passed. This is not the recommended means by which to program the TCP, as it is more efficient to transfer the IC values using the EDMA.

**Arguments**

ic0	TCP input configuration register 0 value
ic1	TCP input configuration register 1 value
ic2	TCP input configuration register 2 value
ic3	TCP input configuration register 3 value
ic4	TCP input configuration register 4 value
ic5	TCP input configuration register 5 value
ic6	TCP input configuration register 6 value
ic7	TCP input configuration register 7 value
ic8	TCP input configuration register 8 value
ic9	TCP input configuration register 9 value
ic10	TCP input configuration register 10 value
ic11	TCP input configuration register 11 value
ic12	TCP input configuration register 12 value
ic13	TCP input configuration register 13 value
ic14	TCP input configuration register 14 value
ic15	TCP input configuration register 15 value

**Return Value**

None

**Pre Condition**

None

**Post Condition**

---

TCP input configuration registers are programmed with the values passed.

**Modifies**

TCP input configuration registers

**Example**

```
Uint32 ic0, ic1, ic2, ic3, ic4, ic5, ic6, ic7, ic8, ic9, ic10,  
        ic11, ic12, ic13, ic14, ic15;  
ic0 = 0x00283300;  
ic1 = 0x00270000;  
ic2 = 0x00080118;  
ic3 = 0x00000011;  
ic4 = 0x00000100;  
ic5 = 0x00000000;  
ic6 = 0x00032c2f;  
ic7 = 0x00027831;  
ic8 = 0x00000000;  
ic9 = 0x00018430;  
ic10 = 0x0003bfcd;  
ic11 = 0x00000000;  
ic12 = 0x00820820;  
ic13 = 0x00820820;  
ic14 = 0x00820820;  
ic15 = 0x00820820;  
TCP2_icConfigArgs(ic0, ic1, ic2, ic3, ic4, ic5, ic6, ic7,  
                   ic8, ic9, ic10, ic11, ic12, ic13, ic14, ic15);  
...
```

---

## 14.3 Data Structures

This section lists the data structures available in the TCP2 module.

### 14.3.1 TCP2\_Configlc

#### Detailed Description

The TCP input configuration structure holds all the configuration values that are to be transferred to the TCP via the EDMA

#### Field Documentation

**Uint32 TCP2\_Configlc::ic0**

TCP input configuration word 0 value

**Uint32 TCP2\_Configlc::ic1**

TCP input configuration word 1 value

**Uint32 TCP2\_Configlc::ic2**

TCP input configuration word 2 value

**Uint32 TCP2\_Configlc::ic3**

TCP input configuration word 3 value

**Uint32 TCP2\_Configlc::ic4**

TCP input configuration word 4 value

**Uint32 TCP2\_Configlc::ic5**

TCP input configuration word 5 value

**Uint32 TCP2\_Configlc::ic6**

TCP input configuration word 6 value

**Uint32 TCP2\_Configlc::ic7**

TCP input configuration word 7 value

**Uint32 TCP2\_Configlc::ic8**

TCP input configuration word 8 value

**Uint32 TCP2\_Configlc::ic9**

TCP input configuration word 9 value

**Uint32 TCP2\_Configlc::ic10**

TCP input configuration word 10 value

**Uint32 TCP2\_Configlc::ic11**

TCP input configuration word 11 value

**Uint32 TCP2\_Configlc::ic12**

TCP input configuration word 12 value

**Uint32 TCP2\_Configlc::ic13**

TCP input configuration word 13 value

---

**Uint32 TCP2\_Config::ic14**

TCP input configuration word 14 value

**Uint32 TCP2\_Config::ic15**

TCP input configuration word 15 value

## 14.3.2 TCP2\_Params

### Detailed Description

The TCP parameters structure holds all the information concerning the user channel. These values are used to generate the appropriate input configuration values for the TCP.

### Field Documentation

**Uint8 TCP2\_Params::crcLen**

CRC polynomial length

**Uint32 TCP2\_Params::crcPoly**

CRC polynomial

**Uint8 TCP2\_Params::extrScaling[16]**

Extrinsic scaling factors

**Uint32 TCP2\_Params::frameLen**

Frame length

**[TCP2\\_InputSign](#) TCP2\_Params::inputSign**

The sign of the input data (+/-)

**Uint32 TCP2\_Params::intFlag**

Interleaver write flag

**[TCP2\\_Map](#) TCP2\_Params::map**

TCP2 shared processing MAP

**Uint32 TCP2\_Params::maxIter**

Maximum number of iterations

**Bool TCP2\_Params::maxStarEn**

Enable/disable the max star

**Uint8 TCP2\_Params::minIter**

Minimum number of iterations to be executed

**[TCP2\\_Mode](#) TCP2\_Params::mode**

TCP mode

**Uint8 TCP2\_Params::numCrcPass**

Number of passed CRC iterations required before decoder termination

**[TCP2\\_NumSW](#) TCP2\_Params::numSlideWin**

Number of sliding windows per sub block

**Uint32 TCP2\_Params::numSubBlock**

Number of sub blocks



**Uint32 TCP2\_Params::outParmFlag**

Output parameters read flag

[TCP2\\_OutputOrder](#) TCP2\_Params::outputOrder

The bit ordering of the output data

**Bool TCP2\_Params::prologRedEn**

Enable/disable the prolog reduction

**Uint32 TCP2\_Params::prologSize**

Prolog length

[TCP2\\_Rate](#) TCP2\_Params::rate

TCP code rate

**Uint32 TCP2\_Params::relLen**

Reliability length

**Uint32 TCP2\_Params::snr**

SNR threshold used for stopping test

[TCP2\\_Standard](#) TCP2\_Params::standard

TCP standard

### 14.3.3 TCP2\_BaseParams

**Detailed Description**

The TCP base parameters structure is used to set up the TCP programmable parameters. The user as to create the object and pass it to the TCP2\_genParams() function which returns the TCP2\_Params structure.

**Field Documentation**
**Uint8 TCP2\_BaseParams::crcLen**

CRC polynomial length

**Uint32 TCP2\_BaseParams::crcPoly**

CRC polynomial

**Uint8 TCP2\_BaseParams::extrScaling[16]**

Extrinsic scaling factors

**Uint32 TCP2\_BaseParams::frameLen**

Frame length

[TCP2\\_InputSign](#) TCP2\_BaseParams::inputSign

The sign of the input data (+/-)

**Uint32 TCP2\_BaseParams::intFlag**

Interleaver write flag

[TCP2\\_Map](#) TCP2\_BaseParams::map

TCP shared processing MAP

---

**UInt32 TCP2\_BaseParams::maxIter**

Maximum number of iterations

**Bool TCP2\_BaseParams::maxStarEn**

Enable/disable the max star

**UInt8 TCP2\_BaseParams::minIter**

Minimum number of iterations to be executed

**UInt8 TCP2\_BaseParams::numCrcPass**

Number of passed CRC iterations required before decoder termination

**UInt32 TCP2\_BaseParams::outParmFlag**

Output parameters read flag

**[TCP2\\_OutputOrder](#) TCP2\_BaseParams::outputOrder**

The bit ordering of the output data

**Bool TCP2\_BaseParams::prologRedEn**

Enable/disable the prolog reduction

**UInt32 TCP2\_BaseParams::prologSize**

Prolog length

**[TCP2\\_Rate](#) TCP2\_BaseParams::rate**

TCP code rate

**UInt32 TCP2\_BaseParams::snr**

SNR threshold used for stopping test

**[TCP2\\_Standard](#) TCP2\_BaseParams::standard**

TCP decoder standards

---

## 14.4 Enumerations

This section lists the enumerations available in the TCP2 module.

### 14.4.1 TCP2\_InputSign

#### **enum TCP2\_InputSign**

Enum for the input sign values

##### **Enumeration values:**

*TCP2\_INPUT\_SIGN\_POSITIVE*

Multiply the channel input by +1

*TCP2\_INPUT\_SIGN\_NEGATIVE*

Multiply the channel input by -1

### 14.4.2 TCP2\_OutputOrder

#### **enum TCP2\_OutputOrder**

Enum for the output order values

##### **Enumeration values:**

*TCP2\_OUT\_ORDER\_0\_31*

Order of the bits in the output data is 0-31

*TCP2\_OUT\_ORDER\_31\_0*

Order of the bits in the output data is 31-0

## 14.5 Macros

**#define tcp2CfgRegs ((CSL\_Tcp2CfgRegs\*)CSL\_TCP2\_CFG\_REGS)**

Address of the TCP2 configuration registers

**#define tcp2Regs ((CSL\_Tcp2Regs\*)CSL\_TCP2\_0\_REGS)**

Address of the TCP2 registers

**#define TCP2\_FIRST\_SF CSL\_TCP2\_TCPIC0\_OPMOD\_SP\_FF**

TCP shared processing, first sub frame

**#define TCP2\_FLEN\_MAX 20730**

TCP maximum standalone mode frame size

**#define TCP2\_LAST\_SF CSL\_TCP2\_TCPIC0\_OPMOD\_SP\_LF**

TCP shared processing, last sub frame

**#define TCP2\_MAP\_MAP1 0**

TCP shared processing non interleaved MAP

**#define TCP2\_MAP\_MAP2 1**

TCP shared processing interleaved MAP

**#define TCP2\_MIDDLE\_SF CSL\_TCP2\_TCPIC0\_OPMOD\_SP\_MF**

TCP shared processing, middle sub frame

**#define TCP2\_MODE\_SA CSL\_TCP2\_TCPIC0\_OPMOD\_SA**

TCP stand alone mode

**#define TCP2\_MODE\_SP 1**

TCP shared processing mode

**#define TCP2\_RATE\_1\_2 CSL\_TCP2\_TCPIC0\_RATE\_1\_2**

Define for TCP code rate 1/2

**#define TCP2\_RATE\_1\_3 CSL\_TCP2\_TCPIC0\_RATE\_1\_3**

Define for TCP code rate 1/3

**#define TCP2\_RATE\_1\_4 CSL\_TCP2\_TCPIC0\_RATE\_1\_4**

Define for TCP code rate 1/4

**#define TCP2\_RATE\_1\_5 CSL\_TCP2\_TCPIC0\_RATE\_1\_5**

Define for TCP code rate 1/5

**#define TCP2\_RATE\_3\_4 CSL\_TCP2\_TCPIC0\_RATE\_3\_4**

Define for TCP code rate 3/4

**#define TCP2\_RLEN\_MAX 128**

TCP maximum reliability length

**#define TCP2\_STANDARD\_3GPP 0**

Decoder standard 3GPP

---

**#define TCP2\_STANDARD\_IS2000 1**  
Decoder standard IS2000

**#define TCP2\_SUB\_FRAME\_SIZE\_MAX 20480**  
TCP maximum sub frame size

**#define TCP2\_SW\_G128 CSL\_TCP2\_TCPIC0\_NUMSW\_G\_128**  
Number of sliding windows per block is > 128

**#define TCP2\_SW\_LEQ128 CSL\_TCP2\_TCPIC0\_NUMSW\_LEQ\_128**  
Number of sliding windows per block is <= 128

---

## 14.6 Typedefs

**typedef Uint8 TCP2\_ExtrinsicData**

This data type is used to represent the TCP extrinsic data

**typedef Uint32 TCP2\_InputData**

This data type is used to represent the TCP input data

**typedef Uint8 TCP2\_Map**

This data type is used to define the TCP map (1,2)

**typedef Uint8 TCP2\_Mode**

This data type is used to define the TCP mode (stand alone or shared processing)

**typedef Uint8 TCP2\_NumSW**

This data type is used to define the number of sliding windows per block

**typedef Uint8 TCP2\_Rate**

This data type is used to define the TCP code rates (1/2, 1/3, 1/4, 1/5, 3/4)

**typedef Uint8 TCP2\_Standard**

This data type is used to define the TCP standards

**typedef Int8 TCP2\_TailData**

This data type is used to represent the TCP tail data

**typedef Uint8 TCP2\_UserData**

This data type is used to represent the TCP data

---

## Chapter 15 TIMER Module

---

---

---

---

### Topics

<a href="#"><u>15.1 Overview</u></a>
<a href="#"><u>15.2 Functions</u></a>
<a href="#"><u>15.3 Data Structures</u></a>
<a href="#"><u>15.4 Enumerations</u></a>
<a href="#"><u>15.5 Macros</u></a>
<a href="#"><u>15.6 Typedefs</u></a>

---

## 15.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within TIMER module. The timer can be configured as a general-purpose 64-bit timer, dual general-purpose 32-bit timers, or a watchdog timer. When configured as a dual 32-bit timers, each half can operate in conjunction (chain mode) or independently (unchained mode) of each other. The timer can be configured in one of three modes using the timer mode (TIMMODE) bits in the timer global control register (TGCR): a 64-bit general-purpose (GP) timer, dual 32-bit timers (TIMLO and TIMHI), or a watchdog timer. When configured as dual 32-bit timers, each half can operate dependently (chain mode) or independently (unchained mode) of each other. At reset, the timer is configured as a 64-bit GP timer. The watchdog timer function can be enabled if desired, via the TIMMODE bits in timer global control register (TGCR) and WDEN bit in the watchdog timer control register WDTCCR). Once the timer is configured as a watchdog timer, it cannot be re-configured as a regular timer until a device reset occurs. The timer has one input pin (TINPL) and one output pin (TOUTL). The timer control register (TCR) controls the function of the input and output pin.

The timers can be used to: time events, count events, generate pulses, interrupt the CPU, and send synchronization events to the EDMA.



## 15.2 Functions

This section lists the functions available in the TIMER module.

### 15.2.1 CSL\_tmrInit

**CSL\_Status** CSL\_tmrInit ( [CSL\\_TmrContext](#) \* *pContext* )

#### Description

This is the initialization function for the TIMER CSL. The function must be called before calling any other API from this CSL. This function does not modify any registers or check status. It returns status CSL\_SOK. It has been kept for future use.

#### Arguments

*pContext* Pointer to module-context. As timer doesn't have any context based information user is expected to pass NULL.

#### Return Value

CSL\_Status

- CSL\_SOK - Always returns

#### Pre Condition

None

#### Post Condition

The CSL for timer is initialized.

#### Modifies

None

#### Example

```
CSL_Status      status;
...
status = CSL_tmrInit(NULL);
...
```

### 15.2.2 CSL\_tmrOpen

[CSL\\_TmrHandle](#) CSL\_tmrOpen ( [CSL\\_TmrObj](#)\* *pTmrObj*,  
CSL\_InstNum *tmrNum*,  
[CSL\\_TmrParam](#) \* *pTmrParam*,  
CSL\_Status \* *pStatus*  
)

#### Description

This function populates the peripheral data object for the TIMER instance and returns a handle to the instance. The open call sets up the data structures for the particular instance of TIMER device. The device can be re-opened anytime after it has been normally closed if so required. The handle returned by this call is input argument for rest of the TIMER CSL APIs.

## Arguments

pTmrObj	Pointer to timer object.
tmrNum	Instance of timer CSL to be opened. There are two instance of the timer available. So, the value for this parameter will be based on the instance.
pTmrParam	Module specific parameters
pStatus	Status of the function call

### Return Value

CSL TmrHandle

- Valid timer handle will be returned if status value is equal to CSL\_SOK.

### Pre Condition

The TIMER must be successfully initialized via CSL *tmrInit()* before calling this function.

## Post Condition

1. The status is returned in the status variable. If status returned is
  - CSL\_SOK - Valid timer handle is returned
  - CSL\_ESYS\_FAIL - The timer instance is invalid
  - CSL\_ESYS\_INVPARAMS - The object structure is not properly initialized
2. Timer object structure is populated.

## Modifies

1. Timer object structure
2. The status variable

### Example

```
CSL_Status          status;
CSL_TmrObj          tmrObj;
CSL_TmrHandle       hTmr;
...
hTmr = CSL_tmrOpen(&tmrObj, CSL_TMR_1, NULL, &status);
...
```

### 15.2.3 CSL tmrClose

**CSL\_Status CSL\_tmrClose** ( [CSL\\_TmrHandle](#) *hTmr* )

### Description

This function closes the specified instance of TIMER. CSL for the timer instance need to be reopened before using any timer CSL API.

## Arguments

hTmr	Pointer to the object that holds reference to the
------	---

---

instance of TIMER

**Return Value**

CSL\_Status

- CSL\_SOK - Timer close successful
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid

**Pre Condition**

Both *CSL\_tmrInit()* and *CSL\_tmrOpen()* must be called successfully in order before calling *CSL\_tmrClose()*.

**Post Condition**

The timer CSL APIs can not be called until the timer CSL is reopened again using *CSL\_tmrOpen()*

**Modifies**

Obj structure values for the instance

**Example**

```
CSL_TmrHandle    hTmr;
CSL_Status       status;
...
status = CSL_tmrClose(hTmr);
...
```

## 15.2.4 CSL\_tmrHwSetup

```
CSL_Status CSL_tmrHwSetup ( CSL\_TmrHandle          hTmr,
                           CSL\_TmrHwSetup *      hwSetup
                           )
```

**Description**

It configures the timer instance registers as per the values passed in the hardware setup structure.

**Arguments**

hTmr	Handle to the TIMER instance
hwSetup	Pointer to hardware setup structure

**Return Value**

CSL\_Status

- CSL\_SOK - Hardware setup successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Hardware structure is not properly initialized

**Pre Condition**

Both *CSL\_tmrInit()* and *CSL\_tmrOpen()* must be called successfully in order before calling this function.

**Post Condition**

The specified instance will be setup according the hardware setup parameters.

**Modifies**

Timer registers for the specified instance

**Example**

```

CSL_Status          status;
CSL_TmrHwSetup      hwSetup;
CSL_TmrHandle        hTmr;

hwSetup.tmrTimerPeriodLo = 0x100;
hwSetup.tmrTimerPeriodHi = 0x100;

...
status = CSL_tmrHwSetup(hTmr, &hwSetup);
...

```

## 15.2.5 CSL\_tmrHwControl

```

CSL_Status CSL_tmrHwControl      ( CSL\_TmrHandle          hTmr,
                                   CSL\_TmrHwControlCmd       cmd,
                                   void *                          arg
                                   )

```

**Description**

This function performs various control operations on the timer instance, based on the command passed.

**Arguments**

<code>hTmr</code>	Handle to the timer instance
<code>cmd</code>	Operation to be performed on the timer
<code>arg</code>	Optional argument as per the control command

**Return Value**

CSL\_Status

- CSL\_SOK - Command execution successful.
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVCMD - Invalid command
- CSL\_ESYS\_INVPARAMS - Invalid parameter

**Pre Condition**

Both *CSL\_tmrInit()* and *CSL\_tmrOpen()* must be called successfully in order before calling this function.

**Post Condition**

---

Registers of the timer instance are configured according to the command and the command arguments. The command determines which registers are modified.

**Modifies**

TIMER Registers

**Example**

```
CSL_Status      status;
CSL_TmrHandle   hTmr;

...
status = CSL_tmrHwControl(hTmr, CSL_TMR_CMD_START_TIMLO, NULL);
...
```

## 15.2.6 CSL\_tmrGetHwStatus

```
CSL_Status CSL_tmrGetHwStatus      ( CSL\_TmrHandle           hTmr,
                                     CSL\_TmrHwStatusQuery    query,
                                     void *                          response
                                     )
```

**Description**

This function is used to get the value of various parameters of the timer instance. The value returned depends on the query passed.

**Arguments**

<i>hTmr</i>	Handle to the timer instance
<i>query</i>	Query to be performed
<i>response</i>	Pointer to buffer to return the data requested by the query passed

**Return Value**

CSL\_Status

- CSL\_SOK - Successful completion of the query
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVQUERY - Query command not supported
- CSL\_ESYS\_INVPARAMS - Invalid parameter

**Pre Condition**

Both *CSL\_tmrInit()* and *CSL\_tmrOpen()* must be called successfully in order before calling this function.

**Post Condition**

None

---

**Modifies**

Third parameter, response value

**Example**

```

CSL_Status      status;
CSL_TmrHandle   hTmr;
Uint32          count;
...
status = CSL_tmrGetHwStatus(      hTmr,
                                CSL_TMR_QUERY_COUNT_LO,
                                &count);
...

```

## 15.2.7 CSL\_tmrHwSetupRaw

```

CSL_Status CSL_tmrHwSetupRaw      ( CSL\_TmrHandle      hTmr,
                                   CSL\_TmrConfig*    config
                                   )

```

**Description**

This function initializes the device registers with the register-values provided through the config data structure. This configures registers based on a structure of register values, as compared to HwSetup, which configures registers based on structure of bit field values.

**Arguments**

hTmr	Handle to the timer instance
config	Pointer to the config structure containing the device register values

**Return Value**

CSL\_Status

- CSL\_SOK - Configuration successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Configuration structure pointer is not properly initialized

**Pre Condition**

Both *CSL\_tmrInit()* and *CSL\_tmrOpen()* must be called successfully in order before calling this function.

**Post Condition**

The registers of the specified timer instance will be setup according to the values passed through the Config structure.

**Modifies**

Hardware registers of the specified timer instance

**Example**

```

CSL_TmrHandle   hTmr;

```

---

```

    CSL_TmrConfig      config = CSL_TMR_CONFIG_DEFAULTS;
    CSL_Status          status;
    ...
    status = CSL_tmrHwSetupRaw(hTmr, &config);
    ...

```

## 15.2.8 CSL\_tmrGetHwSetup

```

CSL_Status CSL_tmrGetHwSetup      ( CSL\_TmrHandle          hTmr,
                                   CSL\_TmrHwSetup * hwSetup
                                   )

```

### Description

This function gets the current setup of the TIMER. The status is returned through *CSL\_tmrHwSetup*. The obtaining of status is the reverse operation of *CSL\_tmrHwSetup()* function.

### Arguments

<i>hTmr</i>	Handle to the timer instance
<i>hwSetup</i>	Pointer to hardware setup structure

### Return Value

CSL\_Status

- CSL\_SOK - Hardware setup retrieved
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Hardware structure is not properly initialized

### Pre Condition

Both *CSL\_tmrInit()* and *CSL\_tmrOpen()* must be called successfully in order before calling this function.

### Post Condition

None

### Modifies

Second parameter *hwSetup* value

### Example

```

    CSL_TmrHandle      hTmr;
    CSL_Status          status;
    CSL_TmrHwSetup      hwSetup;

    ...
    status = CSL_tmrGetHwSetup(hTmr, &hwSetup);
    ...

```

## 15.2.9 CSL\_tmrGetBaseAddress

```

CSL_Status CSL_tmrGetBaseAddress  ( CSL_InstNum          tmrNum,

```

---

[CSL\\_TmrParam](#) \*      *pTmrParam,*  
[CSL\\_TmrBaseAddress](#) \*      *pBaseAddress*

)

### Description

Function to get the base address of the peripheral instance. This function is used for getting the base address of the peripheral instance. This function will be called inside the CSL\_tmrOpen() function call. This function is open for re-implementing if the user wants to modify the base address of the peripheral object to point to a different location and there by allow CSL initiated write/reads into peripheral MMRs go to an alternate location.

### Arguments

tmrNum	Specifies the instance of the timer to be opened
pTmrParam	Timer module specific parameters
pBaseAddress	Pointer to base address structure containing base address details

### Return Value

CSL\_Status

- CSL\_SOK - Successful on getting the base address of TIMER
- CSL\_ESYS\_FAIL - Timer instance is not available.
- CSL\_ESYS\_INVPARAMS - Invalid Parameters

### Pre Condition

None

### Post Condition

Base address structure is populated.

### Modifies

1. The status variable
2. Base address structure is modified.

### Example

```

CSL_Status      status;
CSL_TmrBaseAddress  baseAddress;
...
status = CSL_tmrGetBaseAddress(CSL_TMR_1, NULL, &baseAddress);
...

```



## 15.3 Data Structures

This section lists the data structures available in the TIMER module.

### 15.3.1 CSL\_TmrObj

#### Detailed Description

Timer object structure.

#### Field Documentation

##### **CSL\_InstNum CSL\_TmrObj::perNum**

Instance of Timer being referred by this object

##### **CSL\_TmrRegsOvly CSL\_TmrObj::regs**

Pointer to the register overlay structure of the Timer

### 15.3.2 CSL\_TmrConfig

#### Detailed Description

Config-structure Used to configure the Timer using CSL\_tmrHwSetupRaw(). This is a structure of register values, rather than a structure of register field values like CSL\_TmrHwSetup.

#### Field Documentation

##### **UInt32 CSL\_TmrConfig::PRDHI**

Timer Period Register High

##### **UInt32 CSL\_TmrConfig::PRDLO**

Timer Period Register Low

##### **UInt32 CSL\_TmrConfig::TCR**

Timer Control Register

##### **UInt32 CSL\_TmrConfig::TGCR**

Timer Global Control Register

##### **UInt32 CSL\_TmrConfig::TIMHI**

Timer Counter Register High

##### **UInt32 CSL\_TmrConfig::TIMLO**

Timer Counter Register Low

##### **UInt32 CSL\_TmrConfig::WDTCR**

Watchdog Timer Control Register

### 15.3.3 CSL\_TmrContext

#### Detailed Description

Module specific context information. Present implementation of Timer CSL doesn't have any context information.

#### Field Documentation

##### **UInt16 CSL\_TmrContext::contextInfo**

---

Context information of Timer CSL. The declaration is just a placeholder for future implementation.

### 15.3.4 CSL\_TmrParam

#### Detailed Description

Module specific parameters. Present implementation of Timer CSL doesn't have any module specific parameters.

#### Field Documentation

#### **CSL\_BitMask16 CSL\_TmrParam::flags**

Bit mask to be used for module specific parameters. The declaration is just a placeholder for future implementation.

### 15.3.5 CSL\_TmrHwSetup

#### Detailed Description

Hardware setup structure.

#### Field Documentation

#### [CSL\\_TmrClksrc](#) **CSL\_TmrHwSetup::tmrClksrcLo**

CLKSRC determines the selected clock source for the timer

#### [CSL\\_TmrClockPulse](#) **CSL\_TmrHwSetup::tmrClockPulseHi**

Clock/Pulse mode for timerHigh output

#### [CSL\\_TmrClockPulse](#) **CSL\_TmrHwSetup::tmrClockPulseLo**

Clock/Pulse mode for timerLow output

#### [CSL\\_TmrInvInp](#) **CSL\_TmrHwSetup::tmrInvInpLo**

Timer input inverter control. Only affects operation if CLKSRC=1, Timer Input pin

#### [CSL\\_TmrInvOutp](#) **CSL\_TmrHwSetup::tmrInvOutpHi**

Timer output inverter control

#### [CSL\\_TmrInvOutp](#) **CSL\_TmrHwSetup::tmrInvOutpLo**

Timer output inverter control

#### [CSL\\_TmrIrpGate](#) **CSL\_TmrHwSetup::tmrIrpGateLo**

TIEN determines if the timer clock is gated by the timer input. Applicable only when CLKSRC=0

#### **Uint8 CSL\_TmrHwSetup::tmrPreScalarCounterHi**

TIMHI pre-scalar counter specifies the count for TIMHI

#### [CSL\\_TmrPulseWidth](#) **CSL\_TmrHwSetup::tmrPulseWidthHi**

Pulse width. Used in pulse mode (C/P\_=0) by the timer

#### [CSL\\_TmrPulseWidth](#) **CSL\_TmrHwSetup::tmrPulseWidthLo**

Pulse width. Used in pulse mode (C/P\_=0) by the timer

---

**UInt32 CSL\_TmrHwSetup::tmrTimerCounterHi**

32-bit load value to be loaded to Timer Counter Register High

**UInt32 CSL\_TmrHwSetup::tmrTimerCounterLo**

32-bit load value to be loaded to Timer Counter Register Low

**[CSL\\_TmrMode](#) CSL\_TmrHwSetup::tmrTimerMode**

Configures the Timer in GP mode or in general purpose timer mode or Dual 32 bit timer mode

**UInt32 CSL\_TmrHwSetup::tmrTimerPeriodHi**

32-bit load value to be loaded to Timer Period Register High

**UInt32 CSL\_TmrHwSetup::tmrTimerPeriodLo**

32-bit load value to be loaded to Timer Period Register low

### **15.3.6 CSL\_TmrBaseAddress**

**Detailed Description**

This structure contains the base-address information for the peripheral instance.

**Field Documentation****CSL\_TmrRegsOvly CSL\_TmrBaseAddress::regs**

Base-address of the configuration registers of the peripheral

## 15.4 Enumerations

This section lists the enumerations available in the TIMER module.

### 15.4.1 CSL\_TmrHwControlCmd

**enum CSL\_TmrHwControlCmd**

This enum describes the commands used to control the timer through CSL\_tmrHwControl().

**Enumeration values:**

<i>CSL_TMR_CMD_LOAD_PRDLO</i>	Loads the Timer Period Register Low. <b>Parameters:</b> <i>Uint32 *</i>
<i>CSL_TMR_CMD_LOAD_PRDHI</i>	Loads the Timer Period Register High. <b>Parameters:</b> <i>Uint32 *</i>
<i>CSL_TMR_CMD_LOAD_PSCHI</i>	Loads the Timer Pre-scalar value for TIMHI. <b>Parameters:</b> <i>Uint8 *</i>
<i>CSL_TMR_CMD_START_TIMLO</i>	Enable the Timer Low. <b>Parameters:</b> <i>CSL_TmrEnamode *</i>
<i>CSL_TMR_CMD_START_TIMHI</i>	Enable the Timer High. <b>Parameters:</b> <i>CSL_TmrEnamode *</i>
<i>CSL_TMR_CMD_STOP_TIMLO</i>	Stop the Timer Low. <b>Parameters:</b> <i>None</i>
<i>CSL_TMR_CMD_STOP_TIMHI</i>	Stop the Timer High. <b>Parameters:</b> <i>None</i>
<i>CSL_TMR_CMD_RESET_TIMLO</i>	Reset the timer Low. <b>Parameters:</b> <i>None</i>
<i>CSL_TMR_CMD_RESET_TIMHI</i>	Reset the Timer High. <b>Parameters:</b> <i>None</i>
<i>CSL_TMR_CMD_START64</i>	Start the timer in GPtimer64 OR Chained mode. <b>Parameters:</b> <i>CSL_TmrEnamode *</i>
<i>CSL_TMR_CMD_STOP64</i>	Stop the timer of GPtimer64 OR Chained. <b>Parameters:</b> <i>None</i>
<i>CSL_TMR_CMD_RESET64</i>	Reset the timer of GPtimer64 OR Chained. <b>Parameters:</b> <i>None</i>
<i>CSL_TMR_CMD_START_WDT</i>	Enable the timer in watchdog mode. <b>Parameters:</b> <i>CSL_TmrEnamode *</i>

---

<b>CSL_TMR_CMD_LOAD_WDKEY</b>	Loads the watchdog key. <b>Parameters:</b> <i>Uint16 *</i>
-------------------------------	--

## 15.4.2 CSL\_TmrHwStatusQuery

### enum CSL\_TmrHwStatusQuery

This enum describes the commands used to get status of various parameters of the Timer. These values are used in CSL\_tmrGetHwStatus().

#### Enumeration values:

<b>CSL_TMR_QUERY_COUNT_LO</b>	Gets the current value of the Timer TIMLO register. <b>Parameters:</b> <i>Uint32 *</i>
<b>CSL_TMR_QUERY_COUNT_HI</b>	Gets the current value of the Timer TIMHI register. <b>Parameters:</b> <i>Uint32 *</i>
<b>CSL_TMR_QUERY_TSTAT_LO</b>	This query command returns the status about whether the TIMLO is running or stopped. <b>Parameters:</b> <i>CSL_TmrTstat *</i>
<b>CSL_TMR_QUERY_TSTAT_HI</b>	This query command returns the status about whether the TIMHI is running or stopped. <b>Parameters:</b> <i>CSL_TmrTstat *</i>
<b>CSL_TMR_QUERY_WDFLAG_STATUS</b>	This query command returns the status about whether the timer is in watchdog mode or not. <b>Parameters:</b> <i>CSL_WdflagBitStatus *</i>

## 15.4.3 CSL\_TmrIpGate

### enum CSL\_TmrIpGate

This enum describes whether the Timer Clock input is gated or not gated.

#### Enumeration values:

<b>CSL_TMR_CLOCK_INP_NOGATE</b>	Timer input not gated
<b>CSL_TMR_CLOCK_INP_GATE</b>	Timer input gated

## 15.4.4 CSL\_TmrClksrc

### enum CSL\_TmrClksrc

This enum describes the Timer Clock source selection.

---

**Enumeration values:**
*CSL\_TMR\_CLKSRC\_INTERNAL*

Timer clock INTERNAL source selection

*CSL\_TMR\_CLKSRC\_TMRINP*

Timer clock Timer input pin source selection

## 15.4.5 CSL\_TmrEnamode

**enum CSL\_TmrEnamode**

This enum describes the enabling/disabling of Timer.

**Enumeration values:**
*CSL\_TMR\_ENAMODE\_DISABLE*

The timer is disabled and maintains current value

*CSL\_TMR\_ENAMODE\_ENABLE*

The timer is enabled one time

*CSL\_TMR\_ENAMODE\_CONT*

The timer is enabled continuously

## 15.4.6 CSL\_TmrPulseWidth

**enum CSL\_TmrPulseWidth**

This enum describes the Timer Clock cycles (1/2/3/4).

**Enumeration values:**
*CSL\_TMR\_PWID\_ONECLK*

One timer clock cycle

*CSL\_TMR\_PWID\_TWOCLKS*

Two timer clock cycle

*CSL\_TMR\_PWID\_THREECLKS*

Three timer clock cycle

*CSL\_TMR\_PWID\_FOURCLKS*

Four timer clock cycle

## 15.4.7 CSL\_TmrClockPulse

**enum CSL\_TmrClockPulse**

This enum describes the mode of Timer Clock (Pulse/Clock).

**Enumeration values:**
*CSL\_TMR\_CP\_PULSE*

Pulse mode

*CSL\_TMR\_CP\_CLOCK*

Clock mode

## 15.4.8 CSL\_TmrInvInp

**enum CSL\_TmrInvInp**

This enum describes the Timer input inverter control.

---

**Enumeration values:**

<i>CSL_TMR_INVINP_UNINVERTED</i>	Uninverted timer input drives timer
<i>CSL_TMR_INVINP_INVERTED</i>	Inverted timer input drives timer

### 15.4.9 CSL\_TmrInvOutp

**enum CSL\_TmrInvOutp**

This enum describes the Timer output inverter control.

**Enumeration values:**

<i>CSL_TMR_INVOUTP_UNINVERTED</i>	Uninverted timer output
<i>CSL_TMR_INVOUTP_INVERTED</i>	Inverted timer output

### 15.4.10 CSL\_TmrMode

**enum CSL\_TmrMode**

This enum describes the mode of Timer (GPT/WDT/Chained/Unchained).

**Enumeration values:**

<i>CSL_TMR_TIMMODE_GPT</i>	The timer is in 64-bit GP timer mode
<i>CSL_TMR_TIMMODE_DUAL_UNCHAINED</i>	The timer is in dual 32-bit timer, unchained mode
<i>CSL_TMR_TIMMODE_WDT</i>	The timer is in 64-bit Watchdog timer mode
<i>CSL_TMR_TIMMODE_DUAL_CHAINED</i>	The timer is in dual 32-bit timer, chained mode

### 15.4.11 CSL\_TmrState

**enum CSL\_TmrState**

This enum describes the reset condition of Timer (ON/OFF).

**Enumeration values:**

<i>CSL_TMR_TIMxxRS_RESET_ON</i>	Timer TIMxx is in reset
<i>CSL_TMR_TIMxxRS_RESET_OFF</i>	Timer TIMHI is not in reset. TIMHI can be used as a 32-bit timer

### 15.4.12 CSL\_TmrTstat

**enum CSL\_TmrTstat**

This enum describes the status of Timer.

**Enumeration values:**

<i>CSL_TMR_TSTAT_HIGH</i>	Timer status drives High
<i>CSL_TMR_TSTAT_LOW</i>	Timer status drives Low

---

### **15.4.13 CSL\_TmrWdflagBitStatus**

**enum CSL\_TmrWdflagBitStatus**

This enumeration describes the flag bit status of the timer in watchdog mode.

**Enumeration values:**

*CSL\_TMR\_WDFLAG\_NOTIMEOUT*

No watchdog timeout occurred

*CSL\_TMR\_WDFLAG\_TIMEOUT*

Watchdog timeout occurred



## 15.5 Macros

```
#define CSL_TMR_CONFIG_DEFAULTS \
```

```
{ \
    CSL_TMR_TIMLO_RESETVAL, \
    CSL_TMR_TIMHI_RESETVAL, \
    CSL_TMR_PRDLO_RESETVAL, \
    CSL_TMR_PRDHI_RESETVAL, \
    CSL_TMR_TCR_RESETVAL, \
    CSL_TMR_TGCR_RESETVAL, \
    CSL_TMR_WDTCR_RESETVAL \
}
```

Default values for Config structure.

```
#define CSL_TMR_HWSETUP_DEFAULTS \
```

```
{ \
    CSL_TMR_PRDLO_RESETVAL, \
    CSL_TMR_PRDHI_RESETVAL, \
    CSL_TMR_TIMLO_RESETVAL, \
    CSL_TMR_TIMHI_RESETVAL, \
    (CSL_TmrPulseWidth)CSL_TMR_TCR_PWID_HI_RESETVAL, \
    (CSL_TmrClockPulse)CSL_TMR_TCR_CP_HI_RESETVAL, \
    (CSL_TmrInvOutp)CSL_TMR_TCR_INVOUTP_HI_RESETVAL, \
    (CSL_TmrIpGate)CSL_TMR_TCR_TIEN_LO_RESETVAL, \
    (CSL_TmrClksrc)CSL_TMR_TCR_CLKSRC_LO_RESETVAL, \
    (CSL_TmrPulseWidth)CSL_TMR_TCR_PWID_LO_RESETVAL, \
    (CSL_TmrClockPulse)CSL_TMR_TCR_CP_LO_RESETVAL, \
    (CSL_TmrInvInp)CSL_TMR_TCR_INVINP_LO_RESETVAL, \
    (CSL_TmrInvOutp)CSL_TMR_TCR_INVOUTP_LO_RESETVAL, \
    CSL_TMR_TGCR_PSCHI_RESETVAL, \
    (CSL_TmrMode)CSL_TMR_TGCR_TIMMODE_RESETVAL \
}
```

Default values for hardware setup parameters.

---

## 15.6 Typedefs

**typedef CSL\_TmrObj \* CSL\_TmrHandle**

This data type is used to return the handle to the CSL of the Timer.

---

## Chapter 16

### UTOPIA2 Module

---

---

---

---

#### Topics

<a href="#"><u>16.1 Overview</u></a>
<a href="#"><u>16.2 Functions</u></a>
<a href="#"><u>16.3 Data Structures</u></a>
<a href="#"><u>16.4 Macros</u></a>

---

## 16.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within UTOPIA2 module.

The Universal Test and Operations PHY Interface for ATM (UTOPIA) peripheral is a 50 MHz, 8-Bit Slave-only interface. The UTOPIA is more simplistic than the Ethernet MAC, in that the UTOPIA is serviced directly by the EDMA. The UTOPIA peripheral contains two, two-cell FIFOs, one for transmit and one for receive, with which to buffer up data sent/received across the pins. There is a transmit and a receive event to the EDMA to enable servicing.

The UTOPIA is an ATM controller (ATMC) slave device that interfaces to a master ATM controller.

The UTOPIA slave interface relies on the master ATM controller to provide the necessary control signals such as the clock, enable and address values. Only cell-level handshaking is supported. Both the CPU and enhanced DMA (EDMA) controller can service the UTOPIA.

The UTOPIA slave consists of the transmit interface and the receive interface.

## 16.2 Functions

This section lists the functions available in the UTOPIA2 module.

### 16.2.1 UTOPIA2\_reset

**CSLAPI void UTOPIA2\_reset** ( void )

#### Description

This function resets UTOPIA2 Control Register and sets the Clock Detect Register.

#### Arguments

None

#### Return Value

None

#### Pre Condition

None

#### Post Condition

None

#### Modifies

UTOPIA2 registers

#### Example

```
...
UTOPIA2_reset();
...
```

### 16.2.2 UTOPIA2\_getXmtAddr

**IDEF Uint32 UTOPIA2\_getXmtAddr** ( void )

#### Description

This function is to get the transmit address of UTOPIA2. This address is needed to write to the Transmit Port.

#### Arguments

None

#### Return Value

Uint32

- Address of transmit queue

#### Pre Condition

None

#### Post Condition

None

---

**Modifies**

None

**Example**

```

    Uint32 utopXmtAddr;
    ...
    utopXmtAddr = UTOPIA2_getXmtAddr();
    ...

```

## 16.2.3 UTOPIA2\_getRcvAddr

**IDEF Uint32 UTOPIA2\_getRcvAddr**

**( void )**

**Description**

This function is to get the receive address of UTOPIA2. This address is required to read from the Receiver Port.

**Arguments**

None

**Return Value**

Uint32

- Address of receive queue

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```

    Uint32 utopRcvAddr;
    ...
    utopRcvAddr = UTOPIA2_getRcvAddr();
    ...

```

## 16.2.4 UTOPIA2\_getEventId

**IDEF Uint32 UTOPIA2\_getEventId**

**( void )**

**Description**

This function is to get the event Id associated to the UTOPIA2 CPU-interrupt Id.

**Arguments**

None

**Return Value**

Uint32

- 
- Event Id of UTOPIA2

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```

    Uint32 utopEventId;
    utopEventId = UTOPIA2_getEventId();
    ...

```

## 16.2.5 UTOPIA2\_read

**IDEF** Uint32 UTOPIA2\_read ( void )

**Description**

Reads data from the receive queue of UTOPIA2.

**Arguments**

None

**Return Value**

Uint32

- Data from the receive queue

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```

    Uint32 utopRxData;
    utopRxData = UTOPIA2_read();
    ...

```

## 16.2.6 UTOPIA2\_write

**IDEF** void UTOPIA2\_write ( Uint32 val )

**Description**

Writes data into the transmit queue of UTOPIA2.

**Arguments**

val                    Value to be written into transmit queue

**Return Value**

None

**Pre Condition**

None

**Post Condition**

Value passed is written at transmit address of UTOPIA2 i.e. UTOPIA2\_XMTQ\_ADDR

**Modifies**

None

**Example**

```

        Uint32 utopTxData = 0x1111FFFF;
        ...
        UTOPIA2_write(utopTxData);
        ...
    
```

## 16.2.7 UTOPIA2\_enableXmt

**IDEF** void UTOPIA2\_enableXmt ( void )

**Description**

This function enables transmitter port of UTOPIA2.

**Arguments**

None

**Return Value**

None

**Pre Condition**

None

**Post Condition**

None

**Modifies**

Modifies the UXEN bit of UCR register.

**Example**

```

        /* Configure UTOPIA2 */
        UTOPIA2_configArgs(0x00040004, /* ucr */
                           0x00FF00FF /* cdr */);
        .....
        .....
    
```



---

```

/* Enables Transmitter port */
UTOPIA2_enableXmt();
...

```

## 16.2.8 UTOPIA2\_enableRcv

**IDEF** void UTOPIA2\_enableRcv ( void )

### Description

This function enables the receiver port of UTOPIA2

### Arguments

None

### Return Value

None

### Pre Condition

None

### Post Condition

None

### Modifies

Modifies the UREN bit of UCR register.

### Example

```

/* Configure UTOPIA2 */
UTOPIA2_configArgs(0x00040004, /* ucr */
                   0x00FF00FF /* cdr */
                   );
...
/* Enables Receiver port */
UTOPIA2_enableRcv();
...

```

## 16.2.9 UTOPIA2\_errDisable

**IDEF** void UTOPIA2\_errDisable ( Uint32 errNum )

### Description

This function disables the error interrupt event.

### Arguments

errNum      Error interrupt event number to be disabled

The following are the possible errors from EIPR

- UTOPIA2\_ERR\_RQS
- UTOPIA2\_ERR\_RCF
- UTOPIA2\_ERR\_RCP
- UTOPIA2\_ERR\_XQS
- UTOPIA2\_ERR\_XCF

---

**- UTOPIA2\_ERR\_XCP**
**Return Value**

None

**Pre Condition**

None

**Post Condition**

None

**Modifies**

Disables the given error number of EIER register.

**Example**

```
...
/* Disables the transmit clock fail error bit */
UTOPIA2_errDisable(UTOPIA2_ERR_XCF);
...
```

## 16.2.10 UTOPIA2\_errEnable

**IDEF void UTOPIA2\_errEnable** ( **Uint32** *errNum* )

**Description**

Enables the bit of given error condition ID of EIPR.

**Arguments**

*errNum*      Error interrupt event number to be enabled

The following are the possible errors from EIPR

- UTOPIA2\_ERR\_RQS
- UTOPIA2\_ERR\_RCF
- UTOPIA2\_ERR\_RCP
- UTOPIA2\_ERR\_XQS
- UTOPIA2\_ERR\_XCF
- UTOPIA2\_ERR\_XCP

**Return Value**

None

**Pre Condition**

None

**Post Condition**

None

**Modifies**

Sets the given error number of EIER register.

**Example**

```
...
```

---

```

/* Enables the transmit clock fail error bit */
UTOPIA2_errEnable(UTOPIA2_ERR_XCF);
...

```

## 16.2.11 UTOPIA2\_errClear

**IDEF** void UTOPIA2\_errClear ( Uint32 errNum )

### Description

This function clears the bit of given error condition ID of EIPR.

### Arguments

errNum            Error interrupt event number to be cleared

The following are the possible errors from EIPR

- UTOPIA2\_ERR\_RQS
- UTOPIA2\_ERR\_RCF
- UTOPIA2\_ERR\_RCP
- UTOPIA2\_ERR\_XQS
- UTOPIA2\_ERR\_XCF
- UTOPIA2\_ERR\_XCP

### Return Value

None

### Pre Condition

None

### Post Condition

None

### Modifies

Clears the given error number of EIPR register.

### Example

```

...
/* Clears the transmit clock fail error bit. */
UTOPIA2_errClear(UTOPIA2_ERR_XCF);
...

```

## 16.2.12 UTOPIA2\_errTest

**IDEF** Uint32 UTOPIA2\_errTest ( Uint32 errNum )

### Description

This function checks the error status of given error number.

### Arguments

errNum            Error interrupt event number

The following are the possible errors from EIPR

---

- UTOPIA2\_ERR\_RQS
- UTOPIA2\_ERR\_RCF
- UTOPIA2\_ERR\_RCP
- UTOPIA2\_ERR\_XQS
- UTOPIA2\_ERR\_XCF
- UTOPIA2\_ERR\_XCP

**Return Value**

Uint32

- Value of error interrupt event for specified error event.

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```

/* Checking for the transmit clock fail error bit. */
Uint32 errDetect;
UTOPIA2_errEnable(UTOPIA2_ERR_RCF);
errDetect = UTOPIA2_errTest(UTOPIA2_ERR_RCF);
...

```

## 16.2.13 UTOPIA2\_errReset

**IDEF** void UTOPIA2\_errReset ( Uint32 errNum )

**Description**

Disables and clears the error interrupt bit associated to the given error number.

**Arguments**

errNum	Error interrupt event number
--------	------------------------------

The following are the possible errors from EIPR

- UTOPIA2\_ERR\_RQS
- UTOPIA2\_ERR\_RCF
- UTOPIA2\_ERR\_RCP
- UTOPIA2\_ERR\_XQS
- UTOPIA2\_ERR\_XCF
- UTOPIA2\_ERR\_XCP

**Return Value**

None

**Pre Condition**

None

---

**Post Condition**

None

**Modifies**

Clears the specified error interrupt event bit of EIPR register.

**Example**

```
...
/* Disables and clears the transmit clock fail error bit. */
UTOPIA2_errReset(UTOPIA2_ERR_XCF);
...
```

## 16.2.14 UTOPIA2\_config

IDEF void UTOPIA2\_config ( [UTOPIA2\\_Config](#) \* *config* )

**Description**

Sets up configuration to use the UTOPIA2. The values are set to the UTOPIA2 register (UCR, CDR).

**Arguments**

*config*      Pointer to an initialized configuration structure

**Return Value**

None

**Pre Condition**

None

**Post Condition**

The registers of the UTOPIA2 configured according to value passed.

**Modifies**

UCR and CDR registers of UTOPIA2.

**Example**

```
UTOPIA2_Config utopConfig = {      0x00000000, /* ucr */
                                   0x00FF00FF /* cdr */ };
UTOPIA2_config(&utopConfig);
...
```

## 16.2.15 UTOPIA2\_configArgs

IDEF void UTOPIA2\_configArgs (    **UInt32**      *ucr*,  
    **UInt32**      *cdr*  
    )

**Description**

This function sets up the UTOPIA2 mode by writing the registers that is passed in.

---

**Arguments**

ucr	Utopia2 Control Register value
cdr	Clock Detect Register value

**Return Value**

None

**Pre Condition**

None

**Post Condition**

The registers of the UTOPIA2 configured according to value passed.

**Modifies**

UCR and CDR registers of UTOPIA2

**Example**

```
...
    UTOPIA2_configArgs(    0x00000000, /* ucr */
                          0x00FF00FF /* cdr */);
...
```

## 16.2.16 UTOPIA2\_getConfig

**IDEF** void UTOPIA2\_getConfig ( [UTOPIA2 Config](#) \* config )

**Description**

Reads the configuration values into the config structure.

**Arguments**

config	Pointer to a configuration structure.
--------	---------------------------------------

**Return Value**

None

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
UTOPIA2_config utopConfig;
UTOPIA2_getConfig(&utopConfig);
...
```

---

## 16.3 Data Structures

This section lists the data structures available in the UTOPIA2 module.

### 16.3.1 UTOPIA2\_Config

#### Detailed Description

The Config structure.

Used to configure the UTOPIA2 using `utop_config(ucr, cdr);`

#### Field Documentation

##### **Uint32 UTOPIA2\_Config::cdr**

Clock Detect Register of UTOPIA2

##### **Uint32 UTOPIA2\_Config::ucr**

UTOPIA2 Control Register

---

## 16.4 Macros

**#define UTOPIA2\_ERR\_RCF 1**

Receive clock failed interrupt enable bit

**#define UTOPIA2\_ERR\_RCP 2**

Receive clock present interrupt enable bit

**#define UTOPIA2\_ERR\_RQS 0**

Receive queue stall interrupt enable bit

**#define UTOPIA2\_ERR\_XCF 17**

Transmit clock failed interrupt enable bit

**#define UTOPIA2\_ERR\_XCP 18**

Transmit clock present interrupt enable bit

**#define UTOPIA2\_ERR\_XQS 16**

Transmit queue stall interrupt enable bit

**#define UTOPIA2\_INT\_RQ 16**

Interrupt for Receive queue

**#define UTOPIA2\_INT\_XQ 0**

Interrupt for Transmit queue

**#define UTOPIA2\_RCVQ\_ADDR CSL\_UTOPIA2\_RX\_EDMA\_REGS**

Base address of the UTOPIA2 receive queue

**#define UTOPIA2\_XMTQ\_ADDR CSL\_UTOPIA2\_TX\_EDMA\_REGS**

Base address of the UTOPIA2 transmit queue



---

## Chapter 17

### VCP2 Module

---

---

---

#### Topics

<a href="#"><u>17. 1 Overview</u></a>
<a href="#"><u>17. 2 Funrctions</u></a>
<a href="#"><u>17. 3 Data Structures</u></a>
<a href="#"><u>17. 4 Macros</u></a>
<a href="#"><u>17. 5 Typedefs</u></a>

---

## 17.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within VCP2 module.

Viterbi Decoder Coprocessor 2 (VCP2) is a programmable peripheral for decoding of convolutional codes. The VCP2 is controlled via memory mapped control registers and data buffers. The VCP2 can be used for channel decoding of voice and low bit-rate data channels found in third generation cellular standards that require decoding of convolutional encoded data. The VCP coprocessor has been designed to perform forward error correction for 2G and 3G wireless systems. The VCP can support 1941 12.2 Kbps class A 3G voice channels running at 333 Mhz.

The VCP2 supports:

- Unlimited frame sizes
- Code rates 1/2, 1/3, and 1/4
- Constraint lengths 5, 6, 7, 8, and 9
- Programmable encoder polynomials
- Programmable reliability and convergence lengths
- Hard and soft decoded decisions
- Tail and convergent modes
- Yamamoto logic
- Tail biting logic
- Various input and output FIFO lengths

## 17.2 Functions

This section lists the functions available in the VCP2 module.

### 17.2.1 VCP2\_genParams

```
void VCP2_genParams      ( VCP2\_BaseParams *restrict      pConfigBase,
                          VCP2\_Params *restrict      pConfigParams
                          )
```

#### Description

This function calculates the VCP parameters based on the input VCP2\_BaseParams object values and sets the values to the output VCP2\_Params parameters structure.

#### Arguments

<code>pConfigBase</code>	Pointer to VCP base parameters structure.
<code>pConfigParams</code>	Pointer to output VCP channel parameters structure.

#### Return Value

None

#### Pre Condition

None

#### Post Condition

None

#### Modifies

Input VCP2\_Params structure instance pointed by pConfigParams.

#### Example

```
VCP2_Params      vcpParam;
VCP2_BaseParams  vcpBaseParam;

vcpBaseParam.rate           =  VCP2_RATE_1_4;
vcpBaseParam.constLen       =  5;
vcpBaseParam.frameLen       =  2042;
vcpBaseParam.yamTh          =  50;
vcpBaseParam.stateNum       =  63;
vcpBaseParam.tbConvrgMode   =  FALSE;
vcpBaseParam.decision        =  VCP2_DECISION_HARD;
vcpBaseParam.readFlag       =  VCP2_OUTF_YES;
vcpBaseParam.tailBitEnable   =  FALSE;
vcpBaseParam.traceBackIndex =  0x0;
vcpBaseParam.outOrder        =  VCP2_OUTORDER_0_31;
vcpBaseParam.perf            =  VCP2_SPEED_CRITICAL;
VCP2_genParams (&vcpBaseParam, &vcpParam);
...
```

## 17.2.2 VCP2\_genlc

```
void VCP2_genlc      ( VCP2\_Params *restrict          pConfigParams,
                      VCP2\_Configlc *restrict          pConfiglc
                      )
```

### Description

This function generates the required input configuration register values needed to program the VCP based on the parameters provided by VCP2\_Params object values.

### Arguments

<i>pConfigParams</i>	Pointer to channel parameters structure
<i>pConfiglc</i>	Pointer to input configuration structure

### Return Value

None

### Pre Condition

None

### Post Condition

None

### Modifies

Input VCP2\_Configlc structure instance pointed by pConfiglc.

### Example

```
VCP2_Params      vcpParam;
VCP2_BaseParams  vcpBaseParam;
VCP2_Configlc    vcpConfig;

...
vcpBaseParam.rate      =  VCP2_RATE_1_4;
vcpBaseParam.constLen  =  5;
vcpBaseParam.frameLen  =  2042;
vcpBaseParam.yamTh     =  50;
vcpBaseParam.stateNum  =  63;
vcpBaseParam.tbConvrgMode =  FALSE;
vcpBaseParam.decision  =  VCP2_DECISION_HARD;
vcpBaseParam.readFlag  =  VCP2_OUTF_YES;
vcpBaseParam.tailBitEnable =  FALSE;
vcpBaseParam.traceBackIndex =  0x0;
vcpBaseParam.outOrder  =  VCP2_OUTORDER_0_31;
vcpBaseParam.perf      =  VCP2_SPEED_CRITICAL;
...
VCP2_genParams (&vcpBaseParam, &vcpParam);
VCP2_genlc (&vcpParam, &vcpConfig);
...
```

---

**INLINE FUNCTIONS**

### 17.2.3 VCP2\_ceil

```
CSL_IDEF_INLINE Uint32 VCP2_ceil          (  Uint32    val,
                                           Uint32    pwr2
                                           )
```

**Description**

Returns the value rounded to the nearest integer, greater than or equal to  $(val/(2^{pwr2}))$ .

**Arguments**

val	Value to be augmented.
pwr2	The power of two by which val must be divisible.

**Return Value**

Uint32

- Value - The smallest number which when multiplied by  $2^{pwr2}$  is greater than val.

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
Uint32    val1 = 512;
Uint32    val2 = 4;
Uint32    val3;

val3 = VCP2_ceil(val1, val2);
...
```

### 17.2.4 VCP2\_normalCeil

```
CSL_IDEF_INLINE Uint32 VCP2_normalCeil    (  Uint32    val1,
                                           Uint32    val2
                                           )
```

**Description**

Returns the value rounded to the nearest integer, greater than or equal to  $(val1/val2)$

**Arguments**

val1	Value to be augmented.
------	------------------------

---

val2	Value by which val1 must be divisible.
------	--

**Return Value**

Uint32

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```

  Uint32 bmCnt = 512;
  Uint32 numBmFrames;

  // Number of frame transfers with number of bytes
  // transferred to the VCP2 per receive event - 128

  numBmFrames = VCP2_normalCeil(bmCnt, 128);
  ...

```

## 17.2.5 VCP2\_getBmEndian

**CSL\_IDEF\_INLINE Uint32 VCP2\_getBmEndian** ( void )
**Description**

This function returns the value programmed into the VCPEND register for the branch metrics data for Big Endian mode indicating whether the data is in its native 8-bit format ('1') or 32-bit word packed ('0').

**Arguments**

None

**Return Value**

Uint32

- Value - Branch metric memory format.
- 0 - 32-bit word packed.
- 1 - Native (8 bits).

**Pre Condition**

None

**Post Condition**

None

---

**Modifies**

None

**Example**

```
...
if (VCP2_getBmEndian())
{
    ...
} /* end if */
...
```

## 17.2.6 VCP2\_getIcConfig

CSL\_IDEF\_INLINE void VCP2\_getIcConfig ( [VCP2\\_ConfigIc](#) \* configIc )

**Description**

This function gets the current VCPIC register values and puts them in a structure of type VCP2\_ConfigIc.

**Arguments**

configIc      Pointer to the structure of type VCP2\_ConfigIc to hold the values of VCPIC registers.

**Return Value**

None

**Pre Condition**

None

**Post Condition**

The structure of type VCP2\_ConfigIc passed as argument contains the values of the VCP configuration registers.

**Modifies**

Input structure of type VCP2\_ConfigIc.

**Example**

```
VCP2_ConfigIc    configIc;

VCP2_getIcConfig(&configIc);
...
```

## 17.2.7 VCP2\_getNumInFifo

CSL\_IDEF\_INLINE Uint32 VCP2\_getNumInFifo ( void )

**Description**

This function returns the count, number of symbols currently in the input FIFO.

**Arguments**

None

---

**Return Value**

Uint32

- Value - Number of symbols in the branch metric input FIFO buffer.

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
Uint32 numSym;  
numSym = VCP2_getNumInFifo();  
...
```

## 17.2.8 VCP2\_getNumOutFifo

**CSL\_IDEF\_INLINE Uint32 VCP2\_getNumOutFifo****( void )****Description**

This function returns the count, number of symbols currently in the output FIFO.

**Arguments**

None

**Return Value**

Uint32

- Value - Number of symbols present in the output FIFO buffer.

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
Uint32 numSym;  
numSym = VCP2_getNumOutFifo();  
...
```



## 17.2.9 VCP2\_getSdEndian

**CSL\_IDEF\_INLINE Uint32 VCP2\_getSdEndian ( void )**

### Description

This function returns the value programmed into the VCPEND register for the soft decision data for Big Endian mode indicating whether the data is in its native 8-bit format ('1') or 32-bit word packed ('0').

### Arguments

None

### Return Value

Uint32

- Value - Soft decisions memory format.  
  
0 - 32-bit word packed.  
  
1 - Native (8 bits).

### Pre Condition

None

### Post Condition

None

### Modifies

None

### Example

```
...
if (VCP2_getSdEndian ())
{
    ...
} /* end if */
...
```

## 17.2.10 VCP2\_getStateIndex

**CSL\_IDEF\_INLINE Uint8 VCP2\_getStateIndex ( void )**

### Description

This function returns an index for the final maximum state metric.

### Arguments

None

### Return Value

Uint8

- 
- Value - Final maximum state metric index.

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```

    Uint8    index;
    ...
    index = VCP2_getStateIndex();
    ...

```

## 17.2.11 VCP2\_getYamBit

**CSL\_IDEF\_INLINE Uint8 VCP2\_getYamBit** ( void )

**Description**

This function returns the value of the Yamamoto bit after the VCP decoding. This bit is a quality indicator and is only used if the yamamoto logic is enabled.

**Arguments**

None

**Return Value**

Uint8

- Value - Yamamoto bit result.

0 - at least one trellis stage had an absolute difference less than the Yamamoto threshold and the decoded frame has poor quality.

1 - no trellis stage had an absolute difference less than the Yamamoto threshold and the frame has good quality.

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```

    Uint8    yamBit;

    yamBit = VCP2_getYamBit();
    ...

```

---

## 17.2.12 VCP2\_getMaxSm

**CSL\_IDEF\_INLINE Int16 VCP2\_getMaxSm** ( void )

### Description

This function returns the final maximum state metric after the VCP has completed its decoding.

### Arguments

None

### Return Value

Int16

- Value - Maximum state metric value for the final trellis stage.

### Pre Condition

None

### Post Condition

None

### Modifies

None

### Example

```
Int16    maxSm;

maxSm = VCP2_getMaxSm( );
...
```

## 17.2.13 VCP2\_getMinSm

**CSL\_IDEF\_INLINE Int16 VCP2\_getMinSm** ( void )

### Description

This function returns the final minimum state metric after the VCP has completed its decoding.

### Arguments

None

### Return Value

Int16

- Value - Minimum state metric value for the final trellis stage.

### Pre Condition

None

### Post Condition

None

---

**Modifies**

None

**Example**

```

    Int16    minSm;
    minSm = VCP2_getMinSm();
    ...

```

## 17.2.14 VCP2\_icConfig

**CSL\_IDEF\_INLINE void VCP2\_icConfig**                    ( [VCP2\\_ConfigIc](#) \* *vcpConfigIc* )

**Description**

This function programs the VCP input configuration registers with the values provided through the VCP2\_ConfigIc structure.

**Arguments**

<i>vcpConfigIc</i>	Pointer to VCP2_ConfigIc structure instance containing the input configuration register values.
--------------------	---

**Return Value**

None

**Pre Condition**

None

**Post Condition**

None

**Modifies**

VCP input configuration registers.

**Example**

```

    VCP2_ConfigIc    configIc;
    configIc.ic0 = 0xf0b07050;
    configIc.ic1 = 0x10320000;
    configIc.ic2 = 0x000007fa;
    configIc.ic3 = 0x00000054;
    configIc.ic4 = 0x00800800;
    configIc.ic5 = 0x51f3000c;
    VCP2_icConfig(&configIc);
    ...

```

## 17.2.15 VCP2\_icConfigArgs

**CSL\_IDEF\_INLINE void VCP2\_icConfigArgs**                    (    **Uint32**     *ic0*,  
    **Uint32**     *ic1*,  
    **Uint32**     *ic2*,  
    **Uint32**     *ic3*,  
    **Uint32**     *ic4*,

---

**Uint32      *ic5***

)

**Description**

This function programs the VCP input configuration registers with the given values.

**Arguments**

ic0	Value to program input configuration register 0
ic1	Value to program input configuration register 1
ic2	Value to program input configuration register 2
ic3	Value to program input configuration register 3
ic4	Value to program input configuration register 4
ic5	Value to program input configuration register 5

**Return Value**

None

**Pre Condition**

None

**Post Condition**

None

**Modifies**

VCP input configuration registers.

**Example**

```

    Uint32 ic0, ic1, ic2, ic3, ic4, ic5;
    ...
    ic0 = 0xf0b07050;
    ic1 = 0x10320000;
    ic2 = 0x000007fa;
    ic3 = 0x00000054;
    ic4 = 0x00800800;
    ic5 = 0x51f3000c;
    VCP2_icConfigArgs(ic0, ic1, ic2, ic3, ic4, ic5);
    ...

```

## 17.2.16 VCP2\_setBmEndian

**CSL\_IDEF\_INLINE void VCP2\_setBmEndian ( Uint32      *bmEnd* )**

**Description**

This function programs the VCP to view the format of the branch metrics data as either native 8-bit format ('1') or values packed into 32-bit words in little endian format ('0').

---

**Arguments**

bmEnd    '1' for native 8-bit format and '0' for 32-bit word packed format

**Return Value**

None

**Pre Condition**

None

**Post Condition**

None

**Modifies**

VCP endian register

**Example**

```

    Uint32 bmEnd = VCP2_END_NATIVE;
    VCP2_setBmEndian(bmEnd);
    ...

```

## 17.2.17 VCP2\_setNativeEndian

**CSL\_IDEF\_INLINE void VCP2\_setNativeEndian** ( void )

**Description**

This function programs the VCP to view the format of all data as native 8-bit format.

**Arguments**

None

**Return Value**

None

**Pre Condition**

None

**Post Condition**

None

**Modifies**

VCP endian register

**Example**

```

    VCP2_setNativeEndian();
    ...

```

## 17.2.18 VCP2\_setPacked32Endian

**CSL\_IDEF\_INLINE void VCP2\_setPacked32Endian** ( void )

---

**Description**

This function programs the VCP to view the format of all data as packed data in 32-bit words.

**Arguments**

None

**Return Value**

None

**Pre Condition**

None

**Post Condition**

None

**Modifies**

VCP endian register

**Example**

```
VCP2_setPacked32Endian();
...
```

## 17.2.19 VCP2\_setSdEndian

**CSL\_IDEF\_INLINE void VCP2\_setSdEndian ( Uint32 sdEnd )**

**Description**

This function programs the VCP to view the format of the soft decision data as either native 8-bit format ('1') or values packed into 32-bit words in little endian format ('0').

**Arguments**

sdEnd    '1' for native 8-bit format and '0' for 32-bit word packed format

**Return Value**

None

**Pre Condition**

None

**Post Condition**

None

**Modifies**

VCP endian register

**Example**

```
Uint32 sdEnd = VCP2_END_NATIVE;
VCP2_setSdEndian(sdEnd);
...
```

## 17.2.20 VCP2\_addPoly

```
CSL_IDEF_INLINE void VCP2_addPoly      ( VCP2\_Poly *      poly,
                                         VCP2\_Params *    params
                                         )
```

### Description

This function is used to add either predefined or user defined polynomials to the generated VCP2\_Params.

### Arguments

<i>poly</i>	Pointer to the structure of type VCP2_Poly containing the values of generator polynomials.
<i>params</i>	Pointer to the structure of type VCP2_Params containing the generated values for input configuration registers.

### Return Value

None

### Pre Condition

None

### Post Condition

None

### Modifies

Structure of type VCP2\_Params passed as argument to the function.

### Example

```
VCP2_Poly  poly = {VCP2_GEN_POLY_3, VCP2_GEN_POLY_1,
                  VCP2_GEN_POLY_2, VCP2_GEN_POLY_3};
VCP2_Params      params;
VCP2_BaseParams  baseParams;
...
VCP2_genParams(&baseParams, &params);
VCP2_addPoly(&poly, &params);
...
```

## 17.2.21 VCP2\_statError

```
CSL_IDEF_INLINE Bool VCP2_statError      ( void )
```

### Description

This function returns a boolean value indicating whether any VCP error has occurred.

### Arguments

None

### Return Value

Bool



- 
- bitStatus - ERR bit field value of VCP status register 0.

0 – No error.

1 – VCP paused due to error.

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
VCP2_Errors error;
/* check whether an error has occurred */
if (VCP2_statError()) {
    VCP2_getErrors(&error);
} /* end if */
...
```

## 17.2.22 VCP2\_statInFifo

**CSL\_IDEF\_INLINE Uint32 VCP2\_statInFifo ( void )**

**Description**

This function returns the input FIFO's empty status flag. A '1' indicates that the input FIFO is empty and a '0' indicates it is not empty.

**Arguments**

None

**Return Value**

Uint32

- bitStatus - IFEMP bit field value of VCP status register 0.

0 – Input FIFO is not empty.

1 – Input FIFO is empty.

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

---

**Example**

```

if (VCP2_statInFifo()) {
    ...
} /* end if */
...

```

## 17.2.23 VCP2\_statOutFifo

**CSL\_IDEF\_INLINE Uint32 VCP2\_statOutFifo** ( void )

**Description**

This function returns the output FIFO's full status flag. A '1' indicates that the output FIFO is full and a '0' indicates it is not full.

**Arguments**

None

**Return Value**

Uint32

- bitStatus - OFFFUL bit field value of VCP status register 0.

0 – Output FIFO is not full.

1 – Output FIFO is full.

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```

if (VCP2_statOutFifo()) {
    ...
} /* end if */
...

```

## 17.2.24 VCP2\_statPause

**CSL\_IDEF\_INLINE Uint32 VCP2\_statPause** ( void )

**Description**

This function returns the PAUSE bit status indicating whether the VCP is paused or not.

**Arguments**

None

**Return Value**

Uint32

- bitStatus - PAUSE bit field value of VCP status register 0.

0 – VCP is not paused.

1 – VCP is paused.

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
/* Pause the VCP */
VCP2_pause ();
/* Wait for pause to take place */
while (!VCP2_statPause());
...
```

## 17.2.25 VCP2\_statRun

**CSL\_IDEF\_INLINE Uint32 VCP2\_statRun ( void )**

**Description**

This function returns the RUN bit status indicating whether the VCP is running or not.

**Arguments**

None

**Return Value**

Uint32

- bitStatus - RUN bit field value of VCP status register 0.

0 – VCP is not running.

1 – VCP is running.

**Pre Condition**

None

**Post Condition**

None

---

**Modifies**

None

**Example**

```
/* start the VCP */
VCP2_start ();
/* check that the VCP is running */
while (!VCP2_statRun());
...
```

## 17.2.26 VCP2\_statSymProc

**CSL\_IDEF\_INLINE Uint32 VCP2\_statSymProc** ( void )

**Description**

This function returns the number of symbols processed, NSYMPROC bitfield of VCP.

**Arguments**

None

**Return Value**

Uint32

- Value - Number of symbols processed.

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
Uint32 numSym;
numSym = VCP2_statSymProc();
...
```

## 17.2.27 VCP2\_statWaitlc

**CSL\_IDEF\_INLINE Uint32 VCP2\_statWaitlc** ( void )

**Description**

This function returns the WIC bit status indicating whether the VCP is waiting to receive new input configuration values.

**Arguments**

None

---

**Return Value**

Uint32

- bitStatus - WIC bit field value of VCP status register 0.

0 – VCP is not waiting for input configuration words.

1 – VCP is waiting for input configuration words.

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```

    if (VCP2_statWaitIc()) {
        ...
    } /* end if */
    ...

```

## 17.2.28 VCP2\_start

**CSL\_IDEF\_INLINE void VCP2\_start**
**( void )**
**Description**

This function starts the VCP by writing a start command to the VCPEXE register.

**Arguments**

None

**Return Value**

None

**Pre Condition**

None

**Post Condition**

VCP is started.

**Modifies**

VCP execution register.

**Example**

```

    ...
    VCP2_start();
    ...

```

---

## 17.2.29 VCP2\_pause

CSL\_IDEF\_INLINE void VCP2\_pause ( void )

### Description

This function pauses the VCP by writing a pause command to the VCPEXE register.

### Arguments

None

### Return Value

None

### Pre Condition

The VCP should be operating in debug mode.

### Post Condition

VCP is paused.

### Modifies

VCP execution register

### Example

```
...  
VCP2_pause( ) ;  
...
```

## 17.2.30 VCP2\_unpause

CSL\_IDEF\_INLINE void VCP2\_unpause ( void )

### Description

This function un-pauses the VCP, previously paused by VCP2\_pause() function, by writing the un-pause command to the VCPEXE register. This function restarts the VCP at the beginning of current trace back, and VCP will run to normal completion.

### Arguments

None

### Return Value

None

### Pre Condition

The VCP should be operating in debug mode.

### Post Condition

VCP is restarted.

### Modifies

VCP execution register.

### Example

```
...  
VCP2_unpause( ) ;  
...
```

---

### 17.2.31 VCP2\_stepTraceback

CSL\_IDEF\_INLINE void VCP2\_stepTraceback ( void )

**Description**

This function un-pauses the VCP, previously paused by VCP2\_pause() function, by writing the un-pause command to the VCPEXE register. This function restarts the VCP at the beginning of current trace back and halts at the next trace back (i.e. Step Single Trace back).

**Arguments**

None

**Return Value**

None

**Pre Condition**

The VCP should be operating in debug mode.

**Post Condition**

VCP is restarted.

**Modifies**

VCP execution register.

**Example**

```
...  
VCP2_stepTraceback();  
...
```

### 17.2.32 VCP2\_reset

CSL\_IDEF\_INLINE void VCP2\_reset ( void )

**Description**

This function sets all the VCP control registers to their default values.

**Arguments**

None

**Return Value**

None

**Pre Condition**

None

**Post Condition**

All registers in the VCP are reset except for the execution register, endian register, emulation register and other internal registers.

**Modifies**

VCP execution register

**Example**

```
VCP2_reset();  
...
```

## 17.2.33 VCP2\_getErrors

CSL\_IDEF\_INLINE void VCP2\_getErrors ( [VCP2\\_Errors](#) \* pVcpErr )

### Description

This function will acquire the VCPERR register values and fill in the fields of VCP2\_Error structure and pass it back as the results.

### Arguments

pVcpErr      Pointer to the VCP2\_Errors structure instance.

### Return Value

None

### Pre Condition

None

### Post Condition

The fields of the VCP2\_Errors structure indicate the respective errors, if occurred.

### Modifies

VCPSTAT0 register as a side effect. Clears ERR bit of VCPSTAT0 register.

### Example

```
VCP2_Errors error;
...
/* Check whether an error has occurred */
if (VCP2_statError()) {
    VCP2_getErrors(&error);
} /* end if */
...
```

## 17.2.34 VCP2\_statEmuHalt

CSL\_IDEF\_INLINE Uint32 VCP2\_statEmuHalt ( void )

### Description

This function returns the EMUHALT bit status indicating whether the VCP halt is due to emulation or not.

### Arguments

None

### Return Value

Uint32

- bitStatus - Emuhalt bit field value of VCP status register 0.
- 0 – Not halt due to emulation.
- 1 – Halt due to emulation.



---

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
...
if (VCP2_statEmuHalt()) {
    ...
}/* end if */
...
```

## 17.2.35 VCP2\_getVssSleepMode

**CSL\_IDEF\_INLINE Uint32 VCP2\_getVssSleepMode ( void )**

**Description**

This function returns the value programmed into VCPEND register for sleep mode indicating if sleep mode is disabled or if internal power down control is enabled for SLPZVSS.

**Arguments**

None

**Return Value**

Uint32

- Value - Sleep mode enable/disable.

0 - Sleep mode disabled.

1 - Sleep mode enabled.

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
Uint32 slpMode;
slpMode = VCP2_getVssSleepMode();
...
```

## 17.2.36 VCP2\_getVddSleepMode

**CSL\_IDEF\_INLINE** **Uint32** VCP2\_getVddSleepMode ( void )

### Description

This function returns the value programmed into VCPEND register for sleep mode indicating if sleep mode is disabled or if internal power down control is enabled for SLPZVDD.

### Arguments

None

### Return Value

Uint32

- Value - Sleep mode enable/disable.
- 0 - Sleep mode disabled.
- 1 - Sleep mode enabled.

### Pre Condition

None

### Post Condition

None

### Modifies

None

### Example

```

    Uint32 slpMode;
    slpMode = VCP2_getVddSleepMode();
    ...

```

## 17.2.37 VCP2\_setVssSleepMode

**CSL\_IDEF\_INLINE** **void** VCP2\_setVssSleepMode ( **Uint32** *slpMode* )

### Description

This function either disables sleep mode or enables the internal power down control of SLPZVSS.

### Arguments

*slpMode*      '0' to disable sleep mode and '1' to enable internal power down control for SLPZVSS.

### Return Value

None

### Pre Condition

None

**Post Condition**

None

**Modifies**

VCP endian register

**Example**

```
...
VCP2_setVssSleepMode(1);
...
```

## 17.2.38 VCP2\_setVddSleepMode

**CSL\_IDEF\_INLINE void VCP2\_setVddSleepMode ( Uint32 slpMode )**

**Description**

This function either disables sleep mode or enables the internal power down control of SLPZVDD.

**Arguments**

slpMode      '0' to disable sleep mode and '1' to enable internal power down control for SLPZVDD.

**Return Value**

None

**Pre Condition**

None

**Post Condition**

None

**Modifies**

VCP endian register

**Example**

```
...
VCP2_setVddSleepMode(1);
...
```

## 17.2.39 VCP2\_emuEnable

**CSL\_IDEF\_INLINE void VCP2\_emuEnable ( Uint16 emuMode )**

**Description**

This function enables the emulation/debug mode of VCP.

**Arguments**

emuMode      '0' to halt VCP at the end of completion of the current window of state metric processing or at the end of a frame.

---

'1' to halt the VCP at the end of completion of the processing of the frame.

**Return Value**

None

**Pre Condition**

None

**Post Condition**

Emulation mode is enabled.

**Modifies**

VCP emulation control register.

**Example**

```
...
Uint16 emuMode = VCP2_EMUHALT_DEFAULT;
VCP2_emuEnable(emuMode);
...
```

## 17.2.40 VCP2\_emuDisable

**CSL\_IDEF\_INLINE void VCP2\_emuDisable**

**( void )**

**Description**

This function disables the emulation/debug mode of VCP.

**Arguments**

None

**Return Value**

None

**Pre Condition**

None

**Post Condition**

None

**Modifies**

VCP emulation control register

**Example**

```
...
VCP2_emuDisable();
...
```

---

## 17.3 Data Structures

This section lists the data structures available in the VCP2 module.

### 17.3.1 VCP2\_Configlc

#### Detailed Description

VCP input configuration structure that holds all of the configuration values that are to be transferred to the VCP via the EDMA.

#### Field Documentation

**Uint32 VCP2\_Configlc::ic0**

Value of VCP input configuration register 0

**Uint32 VCP2\_Configlc::ic1**

Value of VCP input configuration register 1

**Uint32 VCP2\_Configlc::ic2**

Value of VCP input configuration register 2

**Uint32 VCP2\_Configlc::ic3**

Value of VCP input configuration register 3

**Uint32 VCP2\_Configlc::ic4**

Value of VCP input configuration register 4

**Uint32 VCP2\_Configlc::ic5**

Value of VCP input configuration register 5

### 17.3.2 VCP2\_Params

#### Detailed Description

VCP channel parameters structure that holds all of the information concerning the user channel. These values are used to generate the appropriate input configuration values for the VCP.

#### Field Documentation

**Uint8 VCP2\_Params::bmBuffLen**

Branch metrics buffer length in input FIFO

**Uint8 VCP2\_Params::constLen**

Constraint length

**Uint16 VCP2\_Params::convDist**

Convergence distance

**Uint8 VCP2\_Params::decBuffLen**

Decisions buffer length in output FIFO

**Uint8 VCP2\_Params::decision**

Decision selection: hard or soft

**Uint16 VCP2\_Params::frameLen**

Frame length i.e. number of symbols in a frame

---

**Int16 VCP2\_Params::maxSm**

Maximum initial state metric

**Int16 VCP2\_Params::minSm**

Minimum initial state metric

**UInt16 VCP2\_Params::numBmFrames**

Number of branch metric frames

**UInt16 VCP2\_Params::numDecFrames**

Number of decision frames

**UInt16 VCP2\_Params::outOrder**

Output data ordering

**UInt8 VCP2\_Params::poly0**

Polynomial 0

**UInt8 VCP2\_Params::poly1**

Polynomial 1

**UInt8 VCP2\_Params::poly2**

Polynomial 2

**UInt8 VCP2\_Params::poly3**

Polynomial 3

**[VCP2\\_Rate](#) VCP2\_Params::rate**

Code rate

**UInt8 VCP2\_Params::readFlag**

Output parameters read flag

**UInt16 VCP2\_Params::relLen**

Reliability length

**UInt8 VCP2\_Params::stateNum**

State index set to the maximum initial state metric

**UInt8 VCP2\_Params::traceBack**

Traceback mode

**Bool VCP2\_Params::traceBackEn**

Traceback state index enable/disable

**UInt16 VCP2\_Params::traceBackIndex**

Traceback state index

**UInt16 VCP2\_Params::yamTh**

Yamamoto threshold value

---

### 17.3.3 VCP2\_BaseParams

#### Detailed Description

VCP base parameter structure that is used to configure the VCP parameters structure with the given values using VCP2\_genParams() function.

#### Field Documentation

##### UInt8 VCP2\_BaseParams::constLen

Constraint length

##### UInt8 VCP2\_BaseParams::decision

Output decision type

##### UInt16 VCP2\_BaseParams::frameLen

Frame length

##### UInt8 VCP2\_BaseParams::outOrder

Output data ordering

##### UInt8 VCP2\_BaseParams::perf

Performance and speed

##### [VCP2\\_Rate](#) VCP2\_BaseParams::rate

Code rate

##### UInt8 VCP2\_BaseParams::readFlag

Output parameters read flag

##### UInt8 VCP2\_BaseParams::stateNum

Maximum initial state metric value

##### Bool VCP2\_BaseParams::tailBitEnable

Enable/Disable tail biting

##### Bool VCP2\_BaseParams::tbConvrgMode

Traceback convergence mode

##### UInt16 VCP2\_BaseParams::traceBackIndex

Tailbiting traceback index mode

##### UInt16 VCP2\_BaseParams::yamTh

Yamamoto threshold value

### 17.3.4 VCP2\_Errors

#### Detailed Description

VCP Error structure

#### Field Documentation

##### Bool VCP2\_Errors::fctlErr

Reliability + convergence distance error

---

**Bool VCP2\_Errors::ftlErr**

Frame length error

**Bool VCP2\_Errors::maxminErr**

Max-Min error

**Bool VCP2\_Errors::symrErr**

SYMR error

**Bool VCP2\_Errors::symxErr**

SYMx error

**Bool VCP2\_Errors::tbnaErr**

Traceback mode error

## **17.3.5 VCP2\_Poly**

### **Detailed Description**

VCP generator polynomials structure

### **Field Documentation**

**Uint8 VCP2\_Poly::poly0**

Generator polynomial 0

**Uint8 VCP2\_Poly::poly1**

Generator polynomial 1

**Uint8 VCP2\_Poly::poly2**

Generator polynomial 2

**Uint8 VCP2\_Poly::poly3**

Generator polynomial 3



## 17.4 Macros

**#define hVcp2 ((CSL\_Vcp2ConfigRegs\*)CSL\_VCP2\_0\_REGS)**

Handle to access VCP2 registers accessible through config bus

**#define hVcp2Vbus ((CSL\_Vcp2EdmaRegs \*)CSL\_VCP2\_EDMA\_REGS)**

Handle to access VCP2 registers accessible through EDMA bus

**#define VCP2\_DECISION\_HARD CSL\_VCP2\_VCPIC5\_SDHD\_HARD**

Output decision type: Hard decisions

**#define VCP2\_DECISION\_SOFT CSL\_VCP2\_VCPIC5\_SDHD\_SOFT**

Output decision type: Soft decisions

**#define VCP2\_EMUHALT\_DEFAULT CSL\_VCP2\_VCPEMU\_SOFT\_HALT\_DEFAULT**

EMU mode: VCP halts at the end of completion of the current window of state metric processing or at the end of a frame

**#define VCP2\_EMUHALT\_FRAMEEND CSL\_VCP2\_VCPEMU\_SOFT\_HALT\_FRAMEEND**

EMU mode : VCP halts at the end of completion of the processing of the frame

**#define VCP2\_END\_NATIVE CSL\_VCP2\_VCPEND\_SD\_NATIVE**

Soft decisions memory format: Native (8 bits)

**#define VCP2\_END\_PACKED32 CSL\_VCP2\_VCPEND\_SD\_32BIT**

Soft decisions memory format: 32-bit word packed

**#define VCP2\_GEN\_POLY\_0 0x30**

GSM/Edge/GPRS generator polynomial 0

**#define VCP2\_GEN\_POLY\_1 0xB0**

GSM/Edge/GPRS generator polynomial 1

**#define VCP2\_GEN\_POLY\_2 0x50**

GSM/Edge/GPRS generator polynomial 2

**#define VCP2\_GEN\_POLY\_3 0xF0**

GSM/Edge/GPRS generator polynomial 3

**#define VCP2\_GEN\_POLY\_4 0x6C**

GSM/Edge/GPRS generator polynomial 4

**#define VCP2\_GEN\_POLY\_5 0x94**

GSM/Edge/GPRS generator polynomial 5

**#define VCP2\_GEN\_POLY\_6 0xF4**

GSM/Edge/GPRS generator polynomial 6

**#define VCP2\_GEN\_POLY\_7 0xE4**

GSM/Edge/GPRS generator polynomial 7

**#define VCP2\_GEN\_POLY\_GNULL 0x00**

NULL generator polynomial for GSM/Edge/GPRS

---

**#define VCP2\_OUTF\_NO CSL\_VCP2\_VCPIC5\_OUTF\_NO**

Output parameters read flag: VCP output parameters read event is not generated

**#define VCP2\_OUTF\_YES CSL\_VCP2\_VCPIC5\_OUTF\_YES**

Output parameters read flag: VCP output parameters read event is generated

**#define VCP2\_OUTORDER\_0\_31 CSL\_VCP2\_VCPIC3\_OUT\_ORDER\_LSB**

Out order of VCP output for decoded data: 0 to 31

**#define VCP2\_OUTORDER\_31\_0 CSL\_VCP2\_VCPIC3\_OUT\_ORDER\_MSB**

Out order of VCP output for decoded data: 31 to 0

**#define VCP2\_PERF\_CRITICAL 2**

Performance critical

**#define VCP2\_PERF\_DEFAULT VCP2\_SPEED\_CRITICAL**

Default value

**#define VCP2\_PERF\_MOST\_CRITICAL 3**

Performance most critical

**#define VCP2\_RATE\_1\_2 2**

Code rate = 2

**#define VCP2\_RATE\_1\_3 3**

Code rate = 3

**#define VCP2\_RATE\_1\_4 4**

Code rate = 4

**#define VCP2\_SPEED\_CRITICAL 0**

Speed critical

**#define VCP2\_SPEED\_MOST\_CRITICAL 1**

Speed most critical

**#define VCP2\_TRACEBACK\_CONVERGENT CSL\_VCP2\_VCPIC5\_TB\_CONV**

Traceback mode: Convergent

**#define VCP2\_TRACEBACK\_MIXED CSL\_VCP2\_VCPIC5\_TB\_MIX**

Traceback mode: Mixed

**#define VCP2\_TRACEBACK\_NONE CSL\_VCP2\_VCPIC5\_TB\_NO**

No trace back allowed

**#define VCP2\_TRACEBACK\_TAILED CSL\_VCP2\_VCPIC5\_TB\_TAIL**

Traceback mode: Tailed

**#define VCP2\_UNPAUSE\_NORMAL CSL\_VCP2\_VCPIC5\_COMMAND\_RESTART**

VCP unpause type: VCP restarts

**#define VCP2\_UNPAUSE\_ONESW CSL\_VCP2\_VCPIC5\_COMMAND\_RESTART\_PAUSE**

VCP unpause type: VCP restarts and processes one sliding window before pausing again

---

## 17.5 Typedefs

**typedef Uint32 VCP2\_Rate**  
VCP code rate type

---

## Chapter 18

# BWMNGMT Module

---

---

---

---

### Topics

<a href="#"><u>18.1 Overview</u></a>
<a href="#"><u>18.2 Functions</u></a>
<a href="#"><u>18.3 Data Structures</u></a>
<a href="#"><u>18.4 Enumerations</u></a>
<a href="#"><u>18.5 Macros</u></a>
<a href="#"><u>18.6 Typedefs</u></a>

---

## 18.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within BWMNGMT module.

The Bandwidth management module used to avoid a requestors (CPU, SDMA, IDMA, and Coherence Operations) being blocked from accessing a resources (L1P, L1D, L2, and configuration bus) for a long period of time.

The following four resources are managed by the BWM control hardware:

- Level 1 Program (L1P) SRAM/Cache
- Level 1 Data (L1D) SRAM/Cache
- Level 2 (L2) SRAM/Cache
- Memory-mapped registers configuration bus

## 18.2 Functions

This section lists the functions available in the BWMNGMT module.

### 18.2.1 CSL\_bwmngmtInit

**CSL\_Status** CSL\_bwmngmtInit ( [CSL\\_BwmngmtContext](#) \* *pContext* )

#### Description

This is the initialization function for the BWMNGMT CSL. The function must be called before calling any other API from this CSL. This function does not modify any registers or check status. It returns status CSL\_SOK. It has been kept for future use.

#### Arguments

*pContext* Context information for the instance. Should be NULL

#### Return Value

CSL\_Status

- CSL\_SOK - Always returns

#### Pre Condition

None

#### Post Condition

None

#### Modifies

None

#### Example

```
CSL_Status      status;
...
status = CSL_bwmngmtInit(NULL);
...
```

### 18.2.2 CSL\_bwmngmtOpen

[CSL\\_BwmngmtHandle](#) CSL\_bwmngmtOpen ( [CSL\\_BwmngmtObj](#) \* *pBwmngmtObj*,  
CSL\_InstNum *bwmngmtNum*,  
[CSL\\_BwmngmtParam](#) \* *pBwmngmtParam*,  
CSL\_Status \* *pStatus*  
)

#### Description

This function populates the peripheral data object for the instance and returns a handle to the BWMNGMT instance. The open call sets up the data structures for the particular instance of BWMNGMT device. The device can be re-opened anytime after it has been normally closed, if so

---

required. The handle returned by this call is input as an essential argument for rest of the APIs described for this module.

### Arguments

<code>pBwmngmtObj</code>	Pointer to the BWMNGMT instance object
<code>bwmngmtNum</code>	Instance of the BWMNGMT to be opened
<code>pBwmngmtParam</code>	Pointer to module specific parameters
<code>pStatus</code>	Pointer for returning status of the function call

### Return Value

`CSL_BwmngmtHandle`

- Valid BWMNGMT instance handle will be returned if status value is equal to `CSL_SOK`.

### Pre Condition

The BWMNGMT module must be successfully initialized via `CSL_bwmngmtInit()` before calling this function.

### Post Condition

1. The status is returned in the status variable. If status returned is

- `CSL_SOK` - Valid BWMNGMT handle is returned.
- `CSL_ESYS_FAIL` - The BWMNGMT instance is invalid.
- `CSL_ESYS_INVPARAMS` – The Obj structure passed is invalid.

2. BWMNGMT object structure is populated.

### Modifies

- The status variable
- BWMNGMT object structure

### Example

```

CSL_Status          status;
CSL_BwmngmtObj      bwmngmtObj;
CSL_BwmngmtHandle   hBwmngmt;

CSL_bwmngmtInit(NULL);
hBwmngmt = CSL_bwmngmtOpen(&bwmngmtObj,
                           CSL_BWMNGMT,
                           NULL,
                           &status
                           );
...

```

## 18.2.3 CSL\_bwmngmtClose

**CSL\_Status** CSL\_bwmngmtClose ( [CSL\\_BwmngmtHandle](#) *hBwmngmt* )

### Description

This function closes the specified instance of BWMNGMT.

### Arguments

*hBwmngmt*                      Handle to the BWMNGMT instance

### Return Value

CSL\_Status

- CSL\_SOK - Close successful
- CSL\_ESYS\_BADHANDLE - Invalid handle

### Pre Condition

Both CSL\_bwmngmtInit() and CSL\_bwmngmtOpen() must be called successfully in order before calling CSL\_bwmngmtClose().

### Post Condition

The BWMNGMT CSL APIs can not be called until the BWMNGMT CSL is reopened again using CSL\_bwmngmtOpen().

### Modifies

CSL\_bwmngmtObj structure instance values

### Example

```
CSL_BwmngmtHandle    hBwmngmt;
CSL_Status            status;
...

status = CSL_bwmngmtClose(hBwmngmt);
...
```

## 18.2.4 CSL\_bwmngmtHwSetup

**CSL\_Status** CSL\_bwmngmtHwSetup ( [CSL\\_BwmngmtHandle](#) *hBwmngmt*,  
[CSL\\_BwmngmtHwSetup](#) \* *setup* )

### Description

Configures the BWMNGMT using the values passed in through the setup structure. For information passed through the HwSetup Data structure, refer CSL\_BwmngmtHwSetup.

### Arguments

*hBwmngmt*                      Handle to the BWMNGMT instance

*setup*                          Setup structure for BWMNGMT



---

**Return Value**

CSL\_Status

- CSL\_SOK - Hardware setup successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - If setup is NULL

**Pre Condition**

Both CSL\_bwmngmtInit() and CSL\_bwmngmtOpen() must be called successfully in order before calling this function. The main setup structure consists of fields used for the configuration at start up. The user must allocate space for it and fill in the main setup structure fields appropriately before a call to this function is made.

**Post Condition**

BWMNGMT registers are configured according to the hardware setup parameters.

**Modifies**

The following registers and fields are programmed by this API

1. CPU Arbitration Parameters
  - PRI field set in L1D, L2 and/or EXT
  - MAXWAIT field set in L1D, L2 and/or EXT
2. IDMA Arbitration Parameter
  - MAXWAIT field set in L1D, L2 and/or EXT
3. SLAP Arbitration Parameter
  - MAXWAIT field set in L1D, L2 and/or EXT
4. MAP Arbitration Parameter
  - PRI field set in EXT
5. UC Arbitration Parameter
  - MAXWAIT field set in L1D and/or L2

**control:** bitmask indicates which of the three control blocks (L1D, L2 and EXT) will be set with the associated PRI and MAXWAIT values.

**Note** That if associated control block is not programmable for given requestor then it will not ignored but no error will be provide. This allows the user to set control to CSL\_BWMNGMT\_BLOCK\_ALL which is the default value. This will set all programmed arbitration values for a given requestor to the same value across the blocks that are recommended.

If PRI is set to CSL\_BWMNGMT\_PRI\_NULL (-1) then no change will be made for the corresponding requestors priority level.

If MAXWAIT is set to CSL\_BWMNGMT\_MAXWAIT\_NULL (-1) then no change will be made for the corresponding requestors maxwait setting.

---

**Examples:**

```

/* Example 1: sets Priorities and Maxwaits to default values */

CSL_BwmngmtHandle      hBwmngmt;
CSL_BwmngmtHwSetup     hwSetup = CSL_BWMNGMT_HWSETUP_DEFAULTS;

...

// Init successfully done
...
// Open successfully done
...
CSL_bwmngmtHwSetup(hBwmngmt, &hwSetup);
...

/* Example 2: Sets CPU Priority to 1, CPU Maxwait to 8, MAP
 *      Priority to 6 for all blocks (L1D, L2 and EXT)
 */

CSL_BwmngmtHandle      hBwmngmt;
CSL_BwmngmtHwSetup     hwSetup;
hwSetup.cpuPriority     = CSL_BWMNGMT_PRI_1;
hwSetup.cpuMaxwait     = CSL_BWMNGMT_MAXWAIT_8;
hwSetup.idmaMaxwait    = CSL_BWMNGMT_MAXWAIT_NULL;
hwSetup.slapiMaxwait   = CSL_BWMNGMT_MAXWAIT_NULL;
hwSetup.mapPriority     = CSL_BWMNGMT_PRI_6;
hwSetup.ucMaxwait      = CSL_BWMNGMT_MAXWAIT_NULL;
hwSetup.control        = CSL_BWMNGMT_BLOCK_ALL;
...

// Init successfully done
...
// Open successfully done
...
CSL_bwmngmtHwSetup(hBwmngmt, &hwSetup);
...

```

## 18.2.5 CSL\_bwmngmtGetHwSetup

```

CSL_Status CSL_bwmngmtGetHwSetup ( CSL\_BwmngmtHandle      hBwmngmt,
                                   CSL\_BwmngmtHwSetup * hwSetup
                                   )

```

**Description**

Gets the current set up of BWMNGMT.

**Arguments**

hBwmngmt	Handle to the BWMNGMT instance
hwSetup	Setup structure for BWMNGMT

---

**Return Value**

CSL\_Status

- CSL\_SOK - Get Hwsetup successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - If setup is NULL

**Pre Condition**

Both CSL\_bwmngmtInit() and CSL\_bwmngmtOpen() must be called successfully in order before calling this function.

**Post Condition**

The hardware setup structure is populated with the hardware setup parameters.

**Modifies**

1. CPU Arbitration Parameters
  - PRI field set in Control Block Specified by "control"
  - MAXWAIT field set in Control Block Specified by "control"
2. IDMA Arbitration Parameter
  - MAXWAIT field set in Control Block Specified by "control"
3. SLAP Arbitration Parameter
  - MAXWAIT field set in Control Block Specified by "control"
4. MAP Arbitration Parameter
  - PRI field set in Control Block Specified by "control" if not EXT then returns CSL\_BWMNGMT\_PRI\_NULL
5. UC Arbitration Parameter
  - MAXWAIT field set in Control Block Specified by "control" if not L1D or L2 then returns CSL\_BWMNGMT\_MAXWAIT\_NULL

**Example:**

```

CSL_BwmngmtHandle      hBwmngmt;
CSL_BwmngmtHwSetup     hwSetup;
CSL_Status              status;

hwSetup.control = CSL_BWMNGMT_BLOCK_L1D;
// Only CSL_BWMNGMT_BLOCK_L1D, CSL_BWMNGMT_BLOCK_L2, or
// CSL_BWMNGMT_BLOCK_EXT are valid
...

// Init successfully done
...
// Open successfully done
...
status = CSL_bwmngmtGetHwSetup(hBwmngmt, &hwSetup);
...

```

## 18.2.6 CSL\_bwmngmtHwControl

```
CSL_Status CSL_bwmngmtHwControl ( CSL\_BwmngmtHandle          hBwmngmt,
                                   CSL\_BwmngmtHwControlCmd cmd,
                                   void *                      cmdArg
                                   )
```

### Description

Takes a command of BWMNGMT with an optional argument & implements it. *Not Implemented. For future use.*

### Arguments

hBwmngmt	Handle to the BWMNGMT instance
cmd	The command to this API indicates the action to be taken on BWMNGMT.
cmdArg	An optional argument

### Return Value

CSL\_Status

- CSL\_SOK - Always returns.

### Pre Condition

Both CSL\_bwmngmtInit() and CSL\_bwmngmtOpen() must be called successfully in that order before this function can be called

### Post Condition

BWMNGMT registers are configured according to the command and the command arguments. The command determines which registers are modified

### Modifies

The hardware registers of BWMNGMT

### Example

```
CSL_BwmngmtHandle    hBwmngmt;
CSL_BwmngmtHwControlCmd cmd;
Uint32               arg;
CSL_Status            status;

...
status = CSL_bwmngmtHwControl(hBwmngmt, cmd, &arg);
...
```

## 18.2.7 CSL\_bwmngmtGetHwStatus

```
CSL_Status CSL_bwmngmtGetHwStatus ( CSL\_BwmngmtHandle      hBwmngmt,
                                     CSL\_BwmngmtHwStatusQuery myQuery,
                                     void *                      response
                                     )
```

### Description

Gets the status of the different operations of BWMNGMT. *Not Implemented. For future use.*

### Arguments

hBwmngmt	Handle to the BWMNGMT instance
myQuery	The query to this API of BWMNGMT which indicates the status to be returned.
response	Placeholder to return the status.

### Return Value

CSL\_Status

- CSL\_SOK - Always returns.

### Pre Condition

Both CSL\_bwmngmtInit() and CSL\_bwmngmtOpen() must be called successfully in order before calling this function.

### Post Condition

None

### Modifies

The input argument "response" is modified

### Example

```
CSL_BwmngmtHandle    hBwmngmt;
CSL_BwmngmtHwStatusQuery query;
CSL_Status            status;
Uint32                response;
...
status = CSL_bwmngmtGetHwStatus(hBwmngmt, query, &response);
...
```

## 18.2.8 CSL\_bwmngmtGetBaseAddress

```
CSL_Status CSL_bwmngmtGetBaseAddress( CSL_InstNum      bwmngmtNum,
                                     CSL\_BwmngmtParam * pBwmngmtParam,
                                     CSL\_BwmngmtBaseAddress * pBaseAddress
```

---

)

### Description

Function to get the base address of the peripheral instance. This function is used for getting the base address of the peripheral instance. This function will be called inside the CSL\_bwmngmtOpen() function call. This function is open for re-implementing if the user wants to modify the base address of the peripheral object to point to a different location and there by allow CSL initiated write/reads into peripheral MMRs go to an alternate location.

### Arguments

bwmngmtNum	Specifies the instance of the BWMNGMT for which the base address is requested
pBwmngmtParam	Module specific parameters.
pBaseAddress	Pointer to the base address structure to return the base address details.

### Return Value

CSL\_Status

- CSL\_SOK - Successful on getting the base address of BWMNGMT
- CSL\_ESYS\_FAIL - The BWMNGMT instance is not available.
- CSL\_ESYS\_INVPARAMS - Invalid parameter.

### Pre Condition

None

### Post Condition

Base address structure is populated.

### Modifies

1. The status variable
2. Base address structure

### Example

```

CSL_Status          status;
CSL_BwmngmtBaseAddress  baseAddress;

...
status = CSL_bwmngmtGetBaseAddress(CSL_BWMNGMT,
                                   NULL,
                                   &baseAddress);
...

```

## 18.3 Data Structures

This section lists the data structures available in the BWMNGMT module.

### 18.3.1 CSL\_BwmngmtObj

#### Detailed Description

This object contains the reference to the instance of BWMNGMT opened using the CSL\_bwmngmtOpen(). The pointer to this object is passed as BWMNGMT handle to all BWMNGMT CSL APIs. CSL\_bwmngmtOpen() function initializes this structure based on the parameters passed.

#### Field Documentation

##### **CSL\_InstNum CSL\_BwmngmtObj::bwmngmtNum**

This is the instance of BWMNGMT being referred to by this object

##### **CSL\_BwmngmtRegsOvly CSL\_BwmngmtObj::regs**

This is a pointer to the registers of the instance of BWMNGMT referred to by CSL\_BwmngmtObj object.

### 18.3.2 CSL\_BwmngmtHwSetup

#### Detailed Description

CSL\_BwmngmtHwSetup has all the fields required to configure BWMNGMT. This structure has the substructures required to configure BWMNGMT at Power-Up/Reset.

#### Field Documentation

##### [CSL\\_BwmngmtControlBlocks](#) **CSL\_BwmngmtHwSetup::control**

Controller(s) to be set with Requestors Settings L1D, L2 and/or EXT

##### [CSL\\_BwmngmtMaxwait](#) **CSL\_BwmngmtHwSetup::cpuMaxwait**

CPU - Requestor Arbitration Settings - MAXWAIT

##### [CSL\\_BwmngmtPriority](#) **CSL\_BwmngmtHwSetup::cpuPriority**

CPU - Requestor Arbitration Settings - PRI

##### [CSL\\_BwmngmtMaxwait](#) **CSL\_BwmngmtHwSetup::idmaMaxwait**

IDMA (Internal DMA) Requestor Arbitration Settings - MAXWAIT

##### [CSL\\_BwmngmtPriority](#) **CSL\_BwmngmtHwSetup::mapPriority**

MAP (Master Port) Requestor Arbitration Settings - PRI

##### [CSL\\_BwmngmtMaxwait](#) **CSL\_BwmngmtHwSetup::slapMaxwait**

SLAP (Slave Port) Requestor Arbitration Settings - MAXWAIT

##### [CSL\\_BwmngmtMaxwait](#) **CSL\_BwmngmtHwSetup::ucMaxwait**

UC (User Coherence) Requestor Arbitration Settings – MAXWAIT

### 18.3.3 CSL\_BwmngmtContext

#### Detailed Description

Bwmngmt specific context information. Present implementation doesn't have any Context information.

---

**Field Documentation****UInt16 CSL\_BwmngmtContext::contextInfo**

Context information of Bwmngmt CSL passed as an argument to CSL\_bwmngmtInit(). Present implementation of Bwmngmt CSL doesn't have any context information; hence assigned NULL. The declaration is just a placeholder for future implementation.

**18.3.4 CSL\_BwmngmtParam****Detailed Description**

This is module specific parameter. Present implementation of Bwmngmt CSL doesn't have any module specific parameters.

**Field Documentation****CSL\_BitMask16 CSL\_BwmngmtParam::flags**

Bit mask to be used for module specific parameters. The declaration is just a placeholder for future implementation. Passed as an argument to CSL\_bwmngmtOpen().

**18.3.5 CSL\_BwmngmtBaseAddress****Detailed Description**

This structure contains the base address information for the Bwmngmt instance.

**Field Documentation****CSL\_BwmngmtRegsOvly CSL\_BwmngmtBaseAddress::regs**

Base address of the configuration registers of the peripheral



## 18.4 Enumerations

This section lists the enumerations available in the BWMNGMT module.

### 18.4.1 CSL\_BwmngmtControlBlocks

#### **enum CSL\_BwmngmtControlBlocks**

Control Block Set for BWMNGMT.

This is used to indicate which control blocks (L1D, L2, and/or EXT) are to be set within BWMNGMT for the given requestor (CPU, IDMA, SLAP, MAP, UC) arbitration settings.

#### **Enumeration values:**

<i>CSL_BWMNGMT_BLOCK_ALL</i>	All controller blocks will be update with given requestors arbitration setting
<i>CSL_BWMNGMT_BLOCK_L1D</i>	L1D controller block will be update with given requestors arbitration setting
<i>CSL_BWMNGMT_BLOCK_L2</i>	L2 controller block will be update with given requestors arbitration setting
<i>CSL_BWMNGMT_BLOCK_EXT</i>	EXT controller block will be update with given requestors arbitration setting

### 18.4.2 CSL\_BwmngmtPriority

#### **enum CSL\_BwmngmtPriority**

Priority Settings for BWMNGMT.

This is used to indicate to set the Priority arbitration settings for the Requestors (CPU, IDMA, SLAP, MAP, UC)

#### **Enumeration values:**

<i>CSL_BWMNGMT_PRI_0</i>	Priority arbitration setting 0 - Highest priority requestor
<i>CSL_BWMNGMT_PRI_1</i>	Priority arbitration setting 1 - 2nd Highest priority requestor
<i>CSL_BWMNGMT_PRI_2</i>	Priority arbitration setting 2 - 3rd Highest priority requestor
<i>CSL_BWMNGMT_PRI_3</i>	Priority arbitration setting 3 - 4th Highest priority requestor
<i>CSL_BWMNGMT_PRI_4</i>	Priority arbitration setting 4 - 5th Highest priority requestor
<i>CSL_BWMNGMT_PRI_5</i>	Priority arbitration setting 5 - 6th Highest priority requestor
<i>CSL_BWMNGMT_PRI_6</i>	Priority arbitration setting 6 - 7th Highest priority requestor
<i>CSL_BWMNGMT_PRI_7</i>	Priority arbitration setting 7 - Lowest priority requestor
<i>CSL_BWMNGMT_PRI_NULL</i>	Priority arbitration setting NULL - Due Not Program PRIORITY for this requestor

---

### 18.4.3 CSL\_BwmngmtMaxwait

**enum CSL\_BwmngmtMaxwait**

Maxwait Settings for BWMNGMT.

This is used to indicate to set Maxwait arbitration settings for the Requestors (CPU, IDMA, SLAP, MAP, UC).

**Enumeration values:**

<i>CSL_BWMNGMT_MAXWAIT_0</i>	Maxwait arbitration setting 0 - Always stall due to higher priority requestor
<i>CSL_BWMNGMT_MAXWAIT_1</i>	Maxwait arbitration setting 1 - Stall max of 1 cycle due to higher priority requestor
<i>CSL_BWMNGMT_MAXWAIT_2</i>	Maxwait arbitration setting 2 - Stall max of 2 cycle due to higher priority requestor
<i>CSL_BWMNGMT_MAXWAIT_4</i>	Maxwait arbitration setting 4 - Stall max of 4 cycle due to higher priority requestor
<i>CSL_BWMNGMT_MAXWAIT_8</i>	Maxwait arbitration setting 8 - Stall max of 8 cycle due to higher priority requestor
<i>CSL_BWMNGMT_MAXWAIT_16</i>	Maxwait arbitration setting 16 - Stall max of 16 cycle due to higher priority requestor
<i>CSL_BWMNGMT_MAXWAIT_32</i>	Maxwait arbitration setting 32 - Stall max of 32 cycle due to higher priority requestor
<i>CSL_BWMNGMT_MAXWAIT_NULL</i>	Maxwait arbitration setting NULL - Due Not Program MAXWAIT for this requestor

### 18.4.4 CSL\_BwmngmtHwStatusQuery

**enum CSL\_BwmngmtHwStatusQuery**

Enumeration for Hardware status query

**Enumeration values:**

<i>PLACEHOLDER0</i>	Placeholder for future implementation
---------------------	---------------------------------------

### 18.4.5 CSL\_BwmngmtHwControlCmd

**enum CSL\_BwmngmtHwControlCmd**

Enumeration for Hardware control command

**Enumeration values:**

<i>PLACEHOLDER2</i>	Placeholder for future implementation
---------------------	---------------------------------------

## 18.5 Macros

```
#define CSL_BWMNGMT_HWSETUP_DEFAULTS \
{ \
    (CSL_BwmngmtPriority)CSL_BWMNGMT_CPUARBL1D_PRI_RESETVAL, \
    (CSL_BwmngmtMaxwait)CSL_BWMNGMT_CPUARBL1D_MAXWAIT_RESETVAL, \
    (CSL_BwmngmtMaxwait)CSL_BWMNGMT_IDMAARBL2_MAXWAIT_RESETVAL, \
    (CSL_BwmngmtMaxwait)CSL_BWMNGMT_SLAPARBL1D_MAXWAIT_RESETVAL, \
    (CSL_BwmngmtPriority)CSL_BWMNGMT_MAPARBEXT_PRI_RESETVAL, \
    (CSL_BwmngmtMaxwait)CSL_BWMNGMT_UCARBL1D_MAXWAIT_RESETVAL, \
    (CSL_BwmngmtControlBlocks)CSL_BWMNGMT_BLOCK_ALL \
}
```

The default values for the hardware setup of bwmngmt

---

## 18.6 Typedefs

**typedef CSL\_BwmngmtObj \* CSL\_BwmngmtHandle**

This is a pointer to CSL\_BwmngmtObj & is passed as the first parameter to all BWMNGMT CSL APIs

---

## Chapter 19 CACHE Module

---

---

---

### Topics

<a href="#"><u>19. 1 Overview</u></a>
---------------------------------------

<a href="#"><u>19. 2 Functions</u></a>
--

<a href="#"><u>19. 3 Enumerations</u></a>
---

<a href="#"><u>19. 4 Macros</u></a>
-------------------------------------

---

## 19.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within CACHE module.

This module use three cache architectures, Level 1 Program (L1P), Level 1 Data (L1D) and Level 2 CACHE architectures. The L1P and L1D can be configured as 0K, 4K, 8K, 16K, and 32K CACHE size. The L2 can be configured as 32KB, 64KB, 128KB, and 256KB CACHE size. This CACHE module supports the Block and Global Coherence Operations.

## 19.2 Functions

This section lists the functions available in the CACHE module.

### 19.2.1 CACHE\_enableCaching

**void** CACHE\_enableCaching ( [CE MAR](#) *mar* )

#### Description

This function enables caching for the specified block of memory. This is accomplished by setting the PC bit in the appropriate Memory Attribute Register (MAR). By default, caching is disabled for all memory spaces.

#### Arguments

<i>mar</i>	EMIF range, specifies a block of external memory to enable caching
------------	--

#### Return Value

None

#### Pre Condition

None

#### Post Condition

Caching for the specified memory range is enabled.

#### Modifies

MAR registers

#### Example

```
...
CACHE_enableCaching(CACHE_EMIFB_CE00);
...
```

### 19.2.2 CACHE\_wait

**void** CACHE\_wait ( **void** )

#### Description

This function waits for the previously issued block operations to complete. This does a partial wait i.e. waits for the cache status register to read back as done.

#### Arguments

None

#### Return Value

None

#### Pre Condition

None

#### Post Condition

None

---

**Modifies**

None

**Example**

```
...
    CACHE_wait();
...
```

## 19.2.3 CACHE\_waitInternal

**void CACHE\_waitInternal** ( void )

**Description**

This function waits for previously issued block operations to complete. This does a partial wait i.e. waits for the cache status register to read back as done.

**Arguments**

None

**Return Value**

None

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```
...

    CACHE_waitInternal();
...
```

## 19.2.4 CACHE\_freezeL1

[CACHE L1 Freeze](#) **CACHE\_freezeL1** ( void )

**Description**

This function freezes the L1P and L1D Cache

As per the specification,

1. The new freeze state is programmed in L1DCC, L1PCC
2. The old state is read from the L1DCC, L1PCC from the POPER field.

This latter read accomplishes two things viz. ensuring the new state is programmed as well as reading the old programmed value.

**Arguments**

None



---

**Return Value**

CACHE\_L1\_Freeze

- CACHE\_L1\_FREEZE - Old Freeze State of L1 Cache
- CACHE\_L1P\_FREEZE - Old Freeze State of L1P Cache
- CACHE\_L1D\_FREEZE - Old Freeze State of L1D Cache
- CACHE\_L1\_NORMAL - Normal State of L1 Cache

**Pre Condition**

The CACHE\_enableCaching(), CACHE\_setL1pSize() and CACHE\_setL1dSize() must be called successfully in that order before calling this API

**Post Condition**

Freeze L1 cache

**Modifies**

L1DCC and L1PCC registers

**Example**

```
...
CACHE_L1_Freeze oldFreezeState;
oldFreezeState = CACHE_freezeL1();
...
```

## 19.2.5 CACHE\_unfreezeL1

[CACHE\\_L1\\_Freeze](#) **CACHE\_unfreezeL1** ( void )

**Description**

This function unfreezes the L1P and L1D Cache.

As per the specification,

1. The new unfreeze state is programmed in L1DCC, L1PCC.
2. The old state is read from the L1DCC, L1PCC from the POPER field.

This latter read accomplishes 2 things viz. ensuring the new state is programmed as well as reading the old programmed value.

**Arguments**

None

**Return Value**

CACHE\_L1\_Freeze

- CACHE\_L1\_FREEZE - Old Freeze State of L1 Cache
- CACHE\_L1P\_FREEZE - Old Freeze State of L1P Cache
- CACHE\_L1D\_FREEZE - Old Freeze State of L1D Cache
- CACHE\_L1\_NORMAL - Normal State of L1 Cache

---

**Pre Condition**

The `CACHE_enableCaching()`, `CACHE_setL1pSize()` and `CACHE_setL1dSize()` must be called successfully in that order before calling this API

**Post Condition**

Unfreeze the L1 cache

**Modifies**

L1DCC and L1PCC registers

**Example**

```
...
CACHE_L1_Freeze oldFreezeState;
oldFreezeState = CACHE_unfreezeL1();
...
```

## 19.2.6 `CACHE_setL1pSize`

[`CACHE\_L1Size`](#) `CACHE_setL1pSize` ( [`CACHE\_L1Size`](#) *newSize* )

**Description**

This function sets the L1P cache size. The configurable L1P cache sizes are 0K, 4K, 8K, 16K, and 32K.

As per the specification,

1. The new size is programmed in L1PCFG.
2. L1PCFG is read back to ensure it is set.

**Arguments**

*newSize*            New Cache size to be programmed

**Return Value** `CACHE_L1Size`

- Old size of L1 Cache

**Pre Condition**

The CACHE must be successfully enabled via `CACHE_enableCaching()` before calling this function

**Post Condition**

Set L1P cache size

**Modifies**

L1PCFG register

**Example**

```
...
CACHE_L1Size oldSize;
oldSize = CACHE_setL1pSize(CACHE_L1_32KCACHE);
...
```

## 19.2.7 CACHE\_freezeL1p

[CACHE L1 Freeze](#) CACHE\_freezeL1p ( void )

### Description

This function freezes L1P Cache.  
As per the specification,

1. The new freeze state is programmed in L1PCC.
2. The old state is read from the L1PCC from the POPER field.

This latter read accomplishes two things; viz. ensuring the new state is programmed as well as reading the old programmed value.

### Arguments

None

### Return Value

CACHE\_L1\_Freeze

- CACHE\_L1P\_FREEZE - Old Freeze State of L1P Cache
- CACHE\_L1P\_NORMAL - Normal State of L1P Cache

### Pre Condition

The CACHE\_enableCaching() and CACHE\_setL1pSize() must be called successfully in that order before calling this API

### Post Condition

Freeze L1P cache

### Modifies

L1PCC register

### Example

```
...
CACHE_L1_Freeze oldFreezeState;
oldFreezeState = CACHE_freezeL1p();
...
```

## 19.2.8 CACHE\_unfreezeL1p

[CACHE L1 Freeze](#) CACHE\_unfreezeL1p ( void )

### Description

This function unfreezes L1P Cache.

As per the specification,

1. The normal state is programmed in L1PCC
2. The old state is read from the L1PCC from the POPER field.

---

This latter read accomplishes two things, viz. ensuring the new state is programmed as well as reading the old programmed value.

**Arguments**

None

**Return Value**

CACHE\_L1\_Freeze

- CACHE\_L1P\_FREEZE - Old Freeze State of L1P Cache
- CACHE\_L1P\_NORMAL - Normal State of L1P Cache

**Pre Condition**

The CACHE\_enableCaching() and CACHE\_setL1pSize() must be called successfully in that order before calling this API.

**Post Condition**

Unreeze L1P cache

**Modifies**

L1PCC register

**Example**

```
...
CACHE_L1_Freeze oldFreezeState;
oldFreezeState = CACHE_unfreezeL1p();
...
```

## 19.2.9 CACHE\_invL1p

```
void CACHE_invL1p          ( void *          blockPtr,
                             Uint32         byteCnt,
                             CACHE\_Wait wait
                             )
```

**Description**

This function issues an L1P block invalidate command to the cache controller. If a previous cache operation is still active, the function waits for its completion before initiating the new operation, in order to prevent lockout of interrupts. If the argument wait is CACHE\_NOWAIT, then the function returns immediately, regardless of whether the operation has completed. Although the block size can be specified in number of bytes, the cache controller operates on whole cache lines only.

As per the specification,

1. The start of the range that needs to be invalidated is written into L1PIBAR
2. The byte count is programmed in L1PIWC.

**Arguments**

blockPtr      Start address of range to be invalidated

---

byteCnt	Number of bytes to be invalidated
wait	Wait flag CACHE_NOWAIT - return immediately CACHE_WAIT - wait until the operation completes CACHE_WAITINTERNAL - wait until the relevant cache status registers indicate completion

**Return Value**

None

**Pre Condition**

The *CACHE\_enableCaching()* and *CACHE\_setL1pSize()* must be called successfully in that order before calling this API.

**Post Condition**

Invalidate L1P cache

**Modifies**

L1PIBAR and L1PIWC registers

**Example**

```
...
CACHE_L1Size oldSize;
CACHE_enableCaching(CACHE_EMIFA_CE40);
oldSize = CACHE_setL1pSize(CACHE_L1_32KCACHE);
CACHE_invL1p((Uint32*)(0xC0000000), 200, CACHE_NOWAIT);
...
```

## 19.2.10 CACHE\_invAllL1p

**void** **CACHE\_invAllL1p** ( [CACHE\\_Wait](#) *wait* )

**Description**

This function issues an L1P invalidate all command to the cache controller. If a previous cache operation is still active, the function waits for its completion before initiating the new operation, in order to prevent lockout of interrupts. If the argument *wait* is *CACHE\_NOWAIT*, then the function returns immediately, regardless of whether the operation has completed.

As per the specification,

1. The L1PINV is programmed

**Arguments**

wait	Wait flag  CACHE_NOWAIT - return immediately CACHE_WAIT - wait until the operation completes CACHE_WAITINTERNAL - wait until the relevant cache status registers indicate completion
------	--

---

**Return Value**

None

**Pre Condition**

The *CACHE\_enableCaching()* and *CACHE\_setL1pSize()* must be called successfully in that order before calling this API

**Post Condition**

Invalidate all L1P cache

**Modifies**

L1PINV register

**Example**

```
...
CACHE_invAllL1p(CACHE_NOWAIT);
...
```

## 19.2.11 CACHE\_setL1dSize

[CACHE\\_L1Size](#) **CACHE\_setL1dSize** ( [CACHE\\_L1Size](#) *newSize* )

**Description**

This function sets the size of the L1D cache. The configurable L1D cache sizes are 0K, 4K, 8K, 16K, and 32K.

As per the specification,

1. The new size is programmed in L1DCFG
2. L1DCFG is read back to ensure it is set.

**Arguments**

*newSize*      New size to be programmed

**Return Value**

[CACHE\\_L1Size](#)

- Old L1D Cache Size

**Pre Condition**

The CACHE must be successfully enabled via *CACHE\_enableCaching()* before calling this function

**Post Condition**

Set L1D cache size

**Modifies**

L1DCFG register

---

**Example**

```
...
CACHE_L1Size oldSize;
oldSize = CACHE_setL1dSize(CACHE_L1_32KCACHE);
...
```

## 19.2.12 CACHE\_freezeL1d

[CACHE\\_L1\\_Freeze](#) **CACHE\_freezeL1d** ( void )

**Description**

This function freezes L1D Cache.

As per the specification,

1. The new freeze state is programmed in L1DCC.
2. The old state is read from the L1DCC from the POPER field.

This latter read accomplishes two things; viz. ensuring the new state is programmed as well as reading the old programmed value.

**Arguments**

None

**Return Value**

CACHE\_L1\_Freeze

- CACHE\_L1D\_FREEZE - Old Freeze State of L1D Cache
- CACHE\_L1D\_NORMAL - Normal State of L1D Cache

**Pre Condition**

The *CACHE\_enableCaching()* and *CACHE\_setL1dSize()* must be called successfully in that order before calling this API

**Post Condition**

Freeze L1D cache

**Modifies**

L1DCC register

**Example**

```
...
CACHE_L1_Freeze oldFreezeState;
oldFreezeState = CACHE_freezeL1d();
...
```

## 19.2.13 CACHE\_unfreezeL1d

[CACHE\\_L1\\_Freeze](#) **CACHE\_unfreezeL1d** ( void )

**Description**

This API Unfreezes L1D Cache. As per the specification,

1. The normal state is programmed in L1DCC
2. The old state is read from the L1DCC from the POPER field.

This latter read accomplishes two things; viz. ensuring the new state is programmed as well as reading the old programmed value.

### Arguments

None

### Return Value

CACHE\_L1\_Freeze

- CACHE\_L1D\_FREEZE - Old Freeze State of L1D Cache
- CACHE\_L1D\_NORMAL - Normal State of L1D Cache

### Pre Condition

The *CACHE\_enableCaching()* and *CACHE\_setL1dSize()* must be called successfully in that order before calling this API.

### Post Condition

Unfreeze L1D cache

### Modifies

L1DCC register

### Example

```
...
CACHE_L1_Freeze oldFreezeState;
oldFreezeState = CACHE_unfreezeL1d();
...
```

## 19.2.14 CACHE\_wbL1d

```
void CACHE_wbL1d ( void *          blockPtr,
                   Uint32         byteCnt,
                   CACHE\_Wait    wait
                   )
```

### Description

This function issues an L1D block writeback command to the cache controller. If a previous cache operation is still active, the function waits for its completion before initiating the new operation, in order to prevent lockout of interrupts. If the argument wait is CACHE\_NOWAIT, then the function returns immediately, regardless of whether the operation has completed. Although the block size can be specified in number of bytes, the cache controller operates on whole cache lines only.

As per the specification,

1. The start of the range that needs to be written back is programmed into L1DWBAR.
2. The byte count is programmed in L1DWWC.



---

**Arguments**

<code>blockPtr</code>	Start address of range to be written back
<code>byteCnt</code>	Number of bytes to be written back
<code>wait</code>	Wait flag CACHE_NOWAIT - return immediately CACHE_WAIT - wait until the operation completes CACHE_WAITINTERNAL - wait until the relevant cache status registers indicate completion

**Return Value**

None

**Pre Condition**

The `CACHE_enableCaching()` and `CACHE_setL1dSize()` must be called successfully in that order before calling this API

**Post Condition**

Writeback L1D cache

**Modifies**

L1DWWC and L1DWBAR registers

**Example**

```
...
CACHE_L1Size oldSize;
CACHE_enableCaching(CACHE_EMIFA_CE40);
oldSize = CACHE_setL1dSize(CACHE_L1_32KCACHE);
CACHE_wbL1d((Uint32*)(0xC0000000), 200, CACHE_NOWAIT);
...
```

## 19.2.15 CACHE\_invL1d

```
void CACHE_invL1d          ( void *          blockPtr,
                             Uint32         byteCnt,
                             CACHE\_Wait wait
                             )
```

**Description**

This function issues an L1D block invalidate command to the cache controller. If a previous cache operation is still active, the function waits for its completion before initiating the new operation, in order to prevent lockout of interrupts. If the argument `wait` is `CACHE_NOWAIT`, then the function returns immediately, regardless of whether the operation has completed. Although the block size can be specified in number of bytes, the cache controller operates on whole cache lines only.

As per the specification,

1. The start of the range that needs to be invalidated is written into L1DIBAR.
2. The byte count is programmed in L1DIWC.

### Arguments

<code>blockPtr</code>	Start address of range to be invalidated
<code>byteCnt</code>	Number of bytes to be invalidated
<code>wait</code>	Wait flag CACHE_NOWAIT - return immediately CACHE_WAIT - wait until the operation completes CACHE_WAITINTERNAL - wait until the relevant cache status registers indicate completion

### Return Value

None

### Pre Condition

The `CACHE_enableCaching()` and `CACHE_setL1dSize()` must be called successfully in that order before calling this API

### Post Condition

Invalidates the L1D cache

### Modifies

L1DIWC and L1DIBAR registers

### Example

```
...
CACHE_L1Size oldSize;
CACHE_enableCaching(CACHE_EMIFA_CE40);
oldSize = CACHE_setL1dSize(CACHE_L1_32KCACHE);
CACHE_invL1d ((Uint32*)(0xC0000000), 200, CACHE_NOWAIT);
```

## 19.2.16 CACHE\_wbInvL1d

```
void CACHE_wbInvL1d ( void *      blockPtr,
                      Uint32      byteCnt,
                      CACHE\_Wait wait
                      )
```

### Description

This function issues an L1D block writeback and invalidate command to the cache controller. If Writeback invalidates range specified in L1D. If a previous cache operation is still active, the function waits for its completion before initiating the new operation, in order to prevent lockout of interrupts. If the argument `wait` is `CACHE_NOWAIT`, then the function returns immediately, regardless of whether the operation has completed. Although the block size can be specified in number of bytes, the cache controller operates on whole cache lines only.

As per the specification,

1. The start of the range that needs to be writeback invalidated is programmed into L1DWIBAR.
2. The byte count is programmed in L1DWIWC.

### Arguments

blockPtr	Start address of range to be written back invalidated
byteCnt	Number of bytes to be written back invalidated
wait	Wait flag  CACHE_NOWAIT - return immediately CACHE_WAIT - wait until the operation completes CACHE_WAITINTERNAL - wait until the relevant cache status registers indicate completion

### Return Value

None

### Pre Condition

The *CACHE\_enableCaching()* and *CACHE\_setL1dSize()* must be called successfully in that order before calling this API.

### Post Condition

Writeback and invalidates the L1D cache

### Modifies

L1DWIWC and L1DWIBAR registers

### Example

```
...
CACHE_L1Size oldSize;
CACHE_enableCaching(CACHE_EMIFA_CE40);
oldSize = CACHE_setL1dSize(CACHE_L1_32KCACHE);
CACHE_wbInvL1d ((Uint32*)(0xC0000000), 200, CACHE_NOWAIT);
...
```

## 19.2.17 CACHE\_wbAllL1d

**void** **CACHE\_wbAllL1d** ( [CACHE\\_Wait](#) *wait* )

### Description

This function issues an L1D writeback all command to the cache controller. If Writeback All of L1D of a previous cache operation is still active, then the function waits for its completion before initiating the new operation, in order to prevent lockout of interrupts. If the argument *wait* is *CACHE\_NOWAIT*, then the function returns immediately, regardless of whether the operation has completed.

As per the specification,

1. The L1DWB is programmed.

---

**Arguments**

wait	Wait flag
	CACHE_NOWAIT - return immediately
	CACHE_WAIT - wait until the operation completes
	CACHE_WAITINTERNAL - wait until the relevant cache status registers indicate completion

**Return Value**

None

**Pre Condition**

The *CACHE\_enableCaching()* and *CACHE\_setL1dSize()* must be called successfully in that order before calling this API

**Post Condition**

Writeback all the L1D cache

**Modifies**

L1DWB register

**Example**

```
...
CACHE_wbAllL1d(CACHE_NOWAIT);
...
```

## 19.2.18 CACHE\_invAllL1d

**void** CACHE\_invAllL1d ( [CACHE\\_Wait](#) *wait* )

**Description**

This function issues an L1D invalidate all command to the cache controller. If a previous cache operation is still active, the function waits for its completion before initiating the new operation, in order to prevent lockout of interrupts. If the argument *wait* is *CACHE\_NOWAIT*, then the function returns immediately, regardless of whether the operation has completed.

As per the specification,

1. The L1DINV is programmed.

**Arguments**

wait	Wait flag
	CACHE_NOWAIT - return immediately
	CACHE_WAIT - wait until the operation completes
	CACHE_WAITINTERNAL - wait until the relevant cache status registers indicate completion

**Return Value**

None

**Pre Condition**

The *CACHE\_enableCaching()* and *CACHE\_setL1dSize()* must be called successfully in that order before calling this API

**Post Condition**

Invalidates the all L1D cache

**Modifies**

L1DINV register

**Example**

```
...
CACHE_invAllL1d(CACHE_NOWAIT);
...
```

## 19.2.19 CACHE\_wbInvAllL1d

**void** CACHE\_wbInvAllL1d ( [CACHE\\_Wait](#) *wait* )

**Description**

This function issues an L1D writeback and invalidate all command to the cache controller. If a previous cache operation is still active, the function waits for its completion before initiating the new operation, in order to prevent lockout of interrupts. If the argument *wait* is `CACHE_NOWAIT`, then the function returns immediately, regardless of whether the operation has completed.

As per the specification,

1. The L1DWBINV is programmed.

**Arguments**

*wait*            Wait flag

```
CACHE_NOWAIT - return immediately
CACHE_WAIT - wait until the operation completes
CACHE_WAITINTERNAL - wait until the relevant cache
status registers indicate completion
```

**Return Value**

None

**Pre Condition**

The `CACHE_enableCaching()` and `CACHE_setL1dSize()` must be called successfully in that order before calling this API

**Post Condition**

Writeback and invalidates all L1D cache

**Modifies**

L1DWBINV register

**Example**

```
...
CACHE_wbInvAllL1d(CACHE_NOWAIT);
...
```

## 19.2.20 CACHE\_setL2Size

[CACHE\\_L2Size](#) CACHE\_setL2Size ( [CACHE\\_L2Size](#) newSize )

### Description

This function sets the L2 Cache size. The configurable L2 cache sizes are 32KB, 64KB, 128KB, and 256KB.

As per the specification,

1. The old size is read from the L2CFG.
2. The new size is programmed in L2CFG.
3. L2CFG is read back to ensure it is set.

### Arguments

newSize      New memory size to be programmed

### Return Value

CACHE\_L2Size

- Old L2 Cache Size

### Pre Condition

The CACHE must be successfully enabled via *CACHE\_enableCaching()* before calling this function

### Post Condition

Sets the L2 cache size

### Modifies

L2CFG register

### Example

```
...
CACHE_L2Size oldSize;
CACHE_enableCaching(CACHE_EMIFA_CE40);
oldSize = CACHE_setL2Size(CACHE_L2_32KCACHE);
...
```

## 19.2.21 CACHE\_setL2Mode

[CACHE\\_L2Mode](#) CACHE\_setL2Mode ( [CACHE\\_L2Mode](#) newMode )

### Description

This function sets the L2 Cache mode. The configurable L2 Cache modes are Normal and Freeze mode.

As per the specification,

1. The old mode is read from the L2CFG.
2. The new mode is programmed in L2CFG.
3. L2CFG is read back to ensure it is set.

---

**Arguments**

`newMode`      New mode to be programmed

**Return Value**

`CACHE_L2Mode`

- Old Mode set for L2

**Pre Condition**

The `CACHE_enableCaching()` and `CACHE_setL2Size()` must be called successfully in that order before calling this API

**Post Condition**

Set L2 cache mode

**Modifies**

L2CFG register

**Example**

```
...
CACHE_L2Mode oldMode;
CACHE_L2Size oldSize;
CACHE_enableCaching(CACHE_EMIFA_CE40);
oldSize = CACHE_setL2Size(CACHE_L2_32KCACHE);
oldMode = CACHE_setL2Mode(CACHE_L2_NORMAL);
...
```

## 19.2.22 CACHE\_wbL2

```
void CACHE_wbL2          ( void *          blockPtr,
                          Uint32          byteCnt,
                          CACHE\_Wait    wait
                          )
```

**Description**

This function issues an L2 block writeback command to the cache controller. If a previous cache operation is still active, the function waits for its completion before initiating the new operation, in order to prevent lockout of interrupts. If the argument `wait` is `CACHE_NOWAIT`, then the function returns immediately, regardless of whether the operation has completed. Although the block size can be specified in number of bytes, the cache controller operates on whole cache lines only. To prevent unintended behavior, `blockPtr` and `byteCnt` should be multiples of the cache line size.

As per the specification,

1. The start of the range that needs to be written back is programmed into L2WBAR.
2. The byte count is programmed in L2WWC

**Arguments**

`blockPtr`      Start address of range to be written back

---

byteCnt	Number of bytes to be written back
wait	Wait flag CACHE_NOWAIT - return immediately CACHE_WAIT - wait until the operation completes CACHE_WAITINTERNAL - wait until the relevant cache status registers indicate completion

**Return Value**

None

**Pre Condition**

The *CACHE\_enableCaching()* and *CACHE\_setL2Size()* must be called successfully in that order before calling this API

**Post Condition**

Writeback the L2 cache

**Modifies**

L2WWC and L2WBAR registers

**Example**

```
...
CACHE_L2Size oldSize;
CACHE_enableCaching(CACHE_EMIFA_CE40);
oldSize = CACHE_setL2Size(CACHE_L2_32KCACHE);
CACHE_wbL2((Uint32*)(0xC0000000), 200, CACHE_NOWAIT);
...
```

## 19.2.23 CACHE\_invL2

```
void CACHE_invL2      ( void *      blockPtr,
                        Uint32      byteCnt,
                        CACHE\_Wait  wait
                        )
```

**Description**

This function issues an L2 block invalidate command to the cache controller. If a previous cache operation is still active, the function waits for its completion before initiating the new operation, in order to prevent lockout of interrupts. If the argument wait is CACHE\_NOWAIT, then the function returns immediately, regardless of whether the operation has completed. Although the block size can be specified in number of bytes, the cache controller operates on whole cache lines only. To prevent unintended behavior, blockPtr and byteCnt should be multiples of the cache line size.

As per the specification,

1. The start of the range that needs to be written back is programmed into L2IBAR
2. The byte count is programmed in L2IWC.

**Arguments**



---

blockPtr	Start address of range to be invalidated
byteCnt	Number of bytes to be invalidated
wait	Wait flag CACHE_NOWAIT - return immediately CACHE_WAIT - wait until the operation completes CACHE_WAITINTERNAL - wait until the relevant cache status registers indicate completion

**Return Value**

None

**Pre Condition**

The *CACHE\_enableCaching()* and *CACHE\_setL2Size()* must be called successfully in that order before calling this API

**Post Condition**

Invalidates the L2 cache

**Modifies**

L2IBAR and L2IWC registers

**Example**

```
...
CACHE_L2Size oldSize;
CACHE_enableCaching(CACHE_EMIFA_CE40);
oldSize = CACHE_setL2Size(CACHE_L2_32KCACHE);
CACHE_invL2((Uint32*)(0xC0000000), 200, CACHE_NOWAIT);
...
```

## 19.2.24 CACHE\_wbInvL2

```
void CACHE_wbInvL2      ( void *      blockPtr,
                          Uint32      byteCnt,
                          CACHE\_Wait wait
                          )
```

**Description**

This function issues an L2 block writeback and invalidate command to the cache controller. If a previous cache operation is still active, the function waits for its completion before initiating the new operation, in order to prevent lockout of interrupts. If the argument wait is CACHE\_NOWAIT, then the function returns immediately, regardless of whether the operation has completed. Although the block size can be specified in number of bytes, the cache controller operates on whole cache lines only. To prevent unintended behavior, blockPtr and byteCnt should be multiples of the cache line size.

As per the specification,

1. The start of the range that needs to be written back is programmed into L2WIBAR
2. The byte count is programmed in L2WIWC.

## Arguments

blockPtr	Start address of range to be written back invalidated
byteCnt	Number of bytes to be written back invalidated
wait	Wait flag CACHE_NOWAIT - return immediately CACHE_WAIT - wait until the operation completes CACHE_WAITINTERNAL - wait until the relevant cache status registers indicate completion

## Return Value

None

## Pre Condition

The *CACHE\_enableCaching()* and *CACHE\_setL2Size()* must be called successfully in that order before calling this API

## Post Condition

Writeback and invalidates the L2 cache

## Modifies

L2WIBAR and L2WIWC registers

## Example

```
...
CACHE_L2Size oldSize;
CACHE_enableCaching(CACHE_EMIFA_CE40);
oldSize = CACHE_setL2Size(CACHE_L2_32KCACHE);
CACHE_wbInvL2((Uint32*)(0xC0000000), 200, CACHE_NOWAIT);
...
```

## 19.2.25 CACHE\_wbAILL2

**void** **CACHE\_wbAILL2** ( [CACHE\\_Wait](#) *wait* )

### Description

This function issues an L2 writeback all command to the cache controller. If a previous cache operation is still active, the function waits for its completion before initiating the new operation, in order to prevent lockout of interrupts. If the argument *wait* is *CACHE\_NOWAIT*, then the function returns immediately, regardless of whether the operation has completed.

As per the specification,

1. The L2WB needs to be programmed.

## Arguments

wait	Wait flag  CACHE_NOWAIT - return immediately
------	--

---

CACHE\_WAIT - wait until the operation completes  
 CACHE\_WAITINTERNAL - wait until the relevant cache  
 status registers indicate completion

**Return Value**

None

**Pre Condition**

The *CACHE\_enableCaching()* and *CACHE\_setL2Size()* must be called successfully in that order before calling this API

**Post Condition**

Writeback all L2 cache

**Modifies**

L2WB register

**Example**

```

...
CACHE_wbAllL2(CACHE_NOWAIT);
...

```

## 19.2.26 CACHE\_invAllL2

**void** CACHE\_invAllL2 ( [CACHE\\_Wait](#) *wait* )

**Description**

This function issues an L2 invalidate all command to the cache controller. If a previous cache operation is still active, the function waits for its completion before initiating the new operation, in order to prevent lockout of interrupts. If the argument *wait* is *CACHE\_NOWAIT*, then the function returns immediately, regardless of whether the operation has completed.

As per the specification,

1. The L2INV needs to be programmed.

**Arguments**

<i>wait</i>	Wait flag
	CACHE_NOWAIT - return immediately
	CACHE_WAIT - wait until the operation completes
	CACHE_WAITINTERNAL - wait until the relevant cache
	status registers indicate completion

**Return Value**

None

**Pre Condition**

The *CACHE\_enableCaching()* and *CACHE\_setL2Size()* must be called successfully in that order before calling this API

---

**Post Condition**

Invalidates all L2 cache

**Modifies**

L2INV register

**Example**

```
...
    CACHE_invAllL2(CACHE_NOWAIT);
...
```

## 19.2.27 CACHE\_wbInvAllL2

**void** **CACHE\_wbInvAllL2** ( [CACHE\\_Wait](#) **wait** )

**Description**

This function issues an L2 writeback and invalidate all command to the cache controller. If a previous cache operation is still active, the function waits for its completion before initiating the new operation, in order to prevent lockout of interrupts. If the argument `wait` is `CACHE_NOWAIT`, then the function returns immediately, regardless of whether the operation has completed.

As per the specification,

1. The L2WBINV needs to be programmed.

**Arguments**

<code>wait</code>	Wait flag
	<code>CACHE_NOWAIT</code> - return immediately
	<code>CACHE_WAIT</code> - wait until the operation completes
	<code>CACHE_WAITINTERNAL</code> - wait until the relevant cache status registers indicate completion

**Return Value**

None

**Pre Condition**

The `CACHE_enableCaching()` and `CACHE_setL2Size()` must be called successfully in that order before calling this API

**Post Condition**

Writeback and invalidates all the L2 cache

**Modifies**

L2WBINV register

**Example**

```
...
    CACHE_wbInvAllL2(CACHE_NOWAIT);
...
```

## 19.3 Enumerations

This section lists the enumerations available in the CACHE module.

### 19.3.1 CE\_MAR

#### enum CE\_MAR

Enumeration for Emif ranges. This is used for setting up the cache ability of the EMIF ranges.

#### Enumeration values:

CACHE_EMIFA_CE20	EMIF ranges from 0xA0000000 – 0xA0FFFFFF
CACHE_EMIFA_CE21	EMIF ranges from 0xA1000000 – 0xA1FFFFFF
CACHE_EMIFA_CE22	EMIF ranges from 0xA2000000 – 0xA2FFFFFF
CACHE_EMIFA_CE23	EMIF ranges from 0xA3000000 – 0xA3FFFFFF
CACHE_EMIFA_CE24	EMIF ranges from 0xA4000000 – 0xA4FFFFFF
CACHE_EMIFA_CE25	EMIF ranges from 0xA5000000 – 0xA5FFFFFF
CACHE_EMIFA_CE26	EMIF ranges from 0xA6000000 – 0xA6FFFFFF
CACHE_EMIFA_CE27	EMIF ranges from 0xA7000000 – 0xA7FFFFFF
CACHE_EMIFA_CE28	EMIF ranges from 0xA8000000 – 0xA8FFFFFF
CACHE_EMIFA_CE29	EMIF ranges from 0xA9000000 – 0xA9FFFFFF
CACHE_EMIFA_CE210	EMIF ranges from 0xAA000000 – 0xAAFFFFFF
CACHE_EMIFA_CE211	EMIF ranges from 0xAB000000 – 0xABFFFFFF
CACHE_EMIFA_CE212	EMIF ranges from 0xAC000000 – 0xACFFFFFF
CACHE_EMIFA_CE213	EMIF ranges from 0xAD000000 – 0xADFFFFFF
CACHE_EMIFA_CE214	EMIF ranges from 0xAE000000 – 0xAEFFFFFF
CACHE_EMIFA_CE215	EMIF ranges from 0xAF000000 – 0xAFFFFFFF
CACHE_EMIFA_CE30	EMIF ranges from 0xB0000000 – 0xB0FFFFFF
CACHE_EMIFA_CE31	EMIF ranges from 0xB1000000 – 0xB1FFFFFF
CACHE_EMIFA_CE32	EMIF ranges from 0xB2000000 – 0xB2FFFFFF
CACHE_EMIFA_CE33	EMIF ranges from 0xB3000000 – 0xB3FFFFFF
CACHE_EMIFA_CE34	EMIF ranges from 0xB4000000 – 0xB4FFFFFF
CACHE_EMIFA_CE35	EMIF ranges from 0xB5000000 – 0xB5FFFFFF
CACHE_EMIFA_CE36	EMIF ranges from 0xB6000000 – 0xB6FFFFFF
CACHE_EMIFA_CE37	EMIF ranges from 0xB7000000 – 0xB7FFFFFF
CACHE_EMIFA_CE38	EMIF ranges from 0xB8000000 – 0xB8FFFFFF
CACHE_EMIFA_CE39	EMIF ranges from 0xB9000000 – 0xB9FFFFFF
CACHE_EMIFA_CE310	EMIF ranges from 0xBA000000 – 0xBAFFFFFF
CACHE_EMIFA_CE311	EMIF ranges from 0xBB000000 – 0xBBFFFFFF
CACHE_EMIFA_CE312	EMIF ranges from 0xBC000000 – 0xBCFFFFFF
CACHE_EMIFA_CE313	EMIF ranges from 0xBD000000 – 0xBDFFFFFF
CACHE_EMIFA_CE314	EMIF ranges from 0xBE000000 – 0xBEFFFFFF
CACHE_EMIFA_CE315	EMIF ranges from 0xBF000000 – 0xBFFFFFFF
CACHE_EMIFA_CE40	EMIF ranges from 0xC0000000 – 0xC0FFFFFF
CACHE_EMIFA_CE41	EMIF ranges from 0xC1000000 – 0xC1FFFFFF
CACHE_EMIFA_CE42	EMIF ranges from 0xC2000000 – 0xC2FFFFFF
CACHE_EMIFA_CE43	EMIF ranges from 0xC3000000 – 0xC3FFFFFF
CACHE_EMIFA_CE44	EMIF ranges from 0xC4000000 – 0xC4FFFFFF
CACHE_EMIFA_CE45	EMIF ranges from 0xC5000000 – 0xC5FFFFFF

---

CACHE_EMIFA_CE46	EMIF ranges from 0xC6000000 – 0xC6FFFFFF
CACHE_EMIFA_CE47	EMIF ranges from 0xC7000000 – 0xC7FFFFFF
CACHE_EMIFA_CE48	EMIF ranges from 0xC8000000 – 0xC8FFFFFF
CACHE_EMIFA_CE49	EMIF ranges from 0xC9000000 – 0xC9FFFFFF
CACHE_EMIFA_CE410	EMIF ranges from 0xCA000000 – 0xCAFFFFFF
CACHE_EMIFA_CE411	EMIF ranges from 0xCB000000 – 0xCBFFFFFF
CACHE_EMIFA_CE412	EMIF ranges from 0xCC000000 – 0xCCFFFFFF
CACHE_EMIFA_CE413	EMIF ranges from 0xCD000000 – 0xCDFFFFFF
CACHE_EMIFA_CE414	EMIF ranges from 0xCE000000 – 0xCEFFFFFF
CACHE_EMIFA_CE415	EMIF ranges from 0xCF000000 – 0xCFFFFFFF
CACHE_EMIFA_CE50	EMIF ranges from 0xD0000000 – 0xD0FFFFFF
CACHE_EMIFA_CE51	EMIF ranges from 0xD1000000 – 0xD1FFFFFF
CACHE_EMIFA_CE52	EMIF ranges from 0xD2000000 – 0xD2FFFFFF
CACHE_EMIFA_CE53	EMIF ranges from 0xD3000000 – 0xD3FFFFFF
CACHE_EMIFA_CE54	EMIF ranges from 0xD4000000 – 0xD4FFFFFF
CACHE_EMIFA_CE55	EMIF ranges from 0xD5000000 – 0xD5FFFFFF
CACHE_EMIFA_CE56	EMIF ranges from 0xD6000000 – 0xD6FFFFFF
CACHE_EMIFA_CE57	EMIF ranges from 0xD7000000 – 0xD7FFFFFF
CACHE_EMIFA_CE58	EMIF ranges from 0xD8000000 – 0xD8FFFFFF
CACHE_EMIFA_CE59	EMIF ranges from 0xD9000000 – 0xD9FFFFFF
CACHE_EMIFA_CE510	EMIF ranges from 0xDA000000 – 0xDAFFFFFF
CACHE_EMIFA_CE511	EMIF ranges from 0xDB000000 – 0xDBFFFFFF
CACHE_EMIFA_CE512	EMIF ranges from 0xDC000000 – 0xDCFFFFFF
CACHE_EMIFA_CE513	EMIF ranges from 0xDD000000 – 0xDDFFFFFF
CACHE_EMIFA_CE514	EMIF ranges from 0xDE000000 – 0xDEFFFFFF
CACHE_EMIFA_CE515	EMIF ranges from 0xDF000000 – 0xDFFFFFFF
CACHE_EMIFB_CE00	EMIF ranges from 0xE0000000 – 0xE0FFFFFF
CACHE_EMIFB_CE01	EMIF ranges from 0xE1000000 – 0xE1FFFFFF
CACHE_EMIFB_CE02	EMIF ranges from 0xE2000000 – 0xE2FFFFFF
CACHE_EMIFB_CE03	EMIF ranges from 0xE3000000 – 0xE3FFFFFF
CACHE_EMIFB_CE04	EMIF ranges from 0xE4000000 – 0xE4FFFFFF
CACHE_EMIFB_CE05	EMIF ranges from 0xE5000000 – 0xE5FFFFFF
CACHE_EMIFB_CE06	EMIF ranges from 0xE6000000 – 0xE6FFFFFF
CACHE_EMIFB_CE07	EMIF ranges from 0xE7000000 – 0xE7FFFFFF
CACHE_EMIFB_CE08	EMIF ranges from 0xE8000000 – 0xE8FFFFFF
CACHE_EMIFB_CE09	EMIF ranges from 0xE9000000 – 0xE9FFFFFF
CACHE_EMIFB_CE010	EMIF ranges from 0xEA000000 – 0xEAFFFFFF
CACHE_EMIFB_CE011	EMIF ranges from 0xEB000000 – 0xEBFFFFFF
CACHE_EMIFB_CE012	EMIF ranges from 0xEC000000 – 0xECFFFFFF
CACHE_EMIFB_CE013	EMIF ranges from 0xED000000 – 0xEDFFFFFF
CACHE_EMIFB_CE014	EMIF ranges from 0xEE000000 – 0xEEFFFFFF
CACHE_EMIFB_CE015	EMIF ranges from 0xEF000000 – 0xEFFFFFFF

### 19.3.2 CACHE\_Wait

#### **enum CACHE\_Wait**

Enumeration for Cache wait flags.

This is used for specifying whether the cache operations should block till the desired operation is complete.

#### **Enumeration values:**

<i>CACHE_NOWAIT</i>	No blocking, the call exits after programming the control registers.
<i>CACHE_WAITINTERNAL</i>	Blocking Call, the call exits after the relevant cache status registers indicate completion.
<i>CACHE_WAIT</i>	Blocking Call, the call waits not only till the cache status registers indicate completion, but also till a write read is issued to the EMIF registers (if required) .

### 19.3.3 CACHE\_L1\_Freeze

#### **enum CACHE\_L1\_Freeze**

Enumeration for Cache Freeze flags. This is used for reporting back the current state of the L1.

#### **Enumeration values:**

<i>CACHE_L1D_NORMAL</i>	L1D is in Normal State
<i>CACHE_L1D_FREEZE</i>	L1D is in Freeze State
<i>CACHE_L1P_NORMAL</i>	L1P is in Normal State
<i>CACHE_L1P_FREEZE</i>	L1P is in Freeze State
<i>CACHE_L1_NORMAL</i>	L1D, L1P is in Normal State
<i>CACHE_L1_FREEZE</i>	L1D, L1P is in Freeze State

### 19.3.4 CACHE\_L1Size

#### **enum CACHE\_L1Size**

Enumeration for L1P or L1D Sizes.

#### **Enumeration values:**

<i>CACHE_L1_0KCACHE</i>	No Cache
<i>CACHE_L1_4KCACHE</i>	4KB Cache
<i>CACHE_L1_8KCACHE</i>	8KB Cache
<i>CACHE_L1_16KCACHE</i>	16KB Cache
<i>CACHE_L1_32KCACHE</i>	32KB Cache

### 19.3.5 CACHE\_L2Size

#### **enum CACHE\_L2Size**

Enumeration for L2 Sizes.

#### **Enumeration values:**

<i>CACHE_0KCACHE</i>	No Cache
<i>CACHE_32KCACHE</i>	32KB Cache
<i>CACHE_64KCACHE</i>	64KB Cache
<i>CACHE_128KCACHE</i>	128KB Cache

---

*CACHE\_256KCACHE*

256KB Cache

### **19.3.6 CACHE\_L2Mode**

**enum CACHE\_L2Mode**

Enumeration for L2 Modes.

**Enumeration values:***CACHE\_L2\_NORMAL*

Enabled/Normal Mode

*CACHE\_L2\_FREEZE*

Freeze Mode



```
#define CACHE_ROUND_TO_LINESIZE (    CACHE,
                                     ELCNT,
                                     ELSIZE
                                     ) \
((CACHE_##CACHE##_LINESIZE *
  ((ELCNT)*(ELSIZE)/CACHE_##CACHE##_LINESIZE) + 1) / (ELSIZE))
Cache Round to Line size
```

---

## Chapter 20 CFG Module

---

---

---

### Topics

<a href="#"><u>20. 1 Overview</u></a>
<a href="#"><u>20. 2 Functions</u></a>
<a href="#"><u>20. 3 Data Structures</u></a>
<a href="#"><u>20. 4 Enumerations</u></a>
<a href="#"><u>20. 5 Macros</u></a>
<a href="#"><u>20. 6. Typedefs</u></a>

---

## 20.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within CFG module.

This module provides memory protection for Internal configuration space. If Invalid write accesses to reserved regions of Internal configuration Space will generate an exception. If a series of protection faults occurs to the CFG space, only that first such violation is recorded and only one exception is generated via the Extended Memory Controller CPU memory protection fault interrupt. Once this fault is cleared, a new protection violation will result in its information being recorded and new exception being generated.

## 20.2 Functions

This section lists the functions available in the CFG module.

### 20.2.1 CSL\_cfgInit

**CSL\_Status** CSL\_cfgInit ( [CSL\\_CfgContext](#) \* *pContext* )

#### Description

This is the initialization function for the CFG CSL. The function must be called before calling any other API from this CSL. This function does not modify any registers or check status. It returns status CSL\_SOK. It has been kept for future use.

#### Arguments

*pContext* Context information for the instance. Should be NULL

#### Return Value

CSL\_Status

- CSL\_SOK - Always returns

#### Pre Condition

None

#### Post Condition

None

#### Modifies

None

#### Example

```
...
CSL_cfgInit(NULL);
...
```

### 20.2.2 CSL\_cfgOpen

[CSL\\_CfgHandle](#) CSL\_cfgOpen ( [CSL\\_CfgObj](#) \* *pCfgObj*,  
CSL\_InstNum *cfgNum*,  
[CSL\\_CfgParam](#) \* *pCfgParam*,  
CSL\_Status \* *pStatus*  
)

#### Description

This function populates the peripheral data object for the instance and returns a handle to the instance. The open call sets up the data structures for the particular instance of CFG device. The device can be re-opened anytime after it has been normally closed, if so required. The handle returned by this call is input as an essential argument for rest of the APIs described for this module.

### Arguments

<code>pCfgObj</code>	Pointer to the CFG instance object
<code>cfgNum</code>	Instance of the CFG to be opened.
<code>pCfgParam</code>	Pointer to module specific parameters
<code>pStatus</code>	Pointer for returning status of the function call

### Return Value

`CSL_CfgHandle`

- Valid CFG instance handle will be returned if status value is equal to `CSL_SOK`.

### Pre Condition

`CSL_cfgInit()` has to be called before calling this function.

### Post Condition

1. The status is returned in the status variable. If status returned is

- `CSL_SOK` - Valid CFG handle is returned.
- `CSL_ESYS_FAIL` - The CFG instance is invalid.
- `CSL_ESYS_INVPARAMS` - The Obj structure passed is invalid

2. CFG object structure is populated.

### Modifies

- The status variable
- CFG object structure

### Example

```

CSL_Status      status;
CSL_CfgObj      cfgObj;
CSL_CfgHandle   hCfg;

...
hCfg = CSL_cfgOpen(&cfgObj, CSL_MEMPROT_CONFIG, NULL, &status);
...

```

## 20.2.3 CSL\_cfgClose

**CSL\_Status CSL\_cfgClose** ( [CSL\\_CfgHandle](#) *hCfg* )

### Description

This function closes the specified instance of CFG.

### Arguments

<code>hCfg</code>	Handle to the CFG instance
-------------------	----------------------------

### Return Value

`CSL_Status`

- 
- CSL\_SOK - Close successful
  - CSL\_ESYS\_BADHANDLE - Invalid handle

**Pre Condition**

Both CSL\_cfgInit() and CSL\_cfgOpen() must be called successfully in order before calling CSL\_cfgClose().

**Post Condition**

The CFG CSL APIs can not be called until the CFG CSL is reopened again using CSL\_cfgOpen().

**Modifies**

CSL\_cfgObj structure values

**Example**

```
CSL_CfgHandle    hCfg;
CSL_Status       status;
...
status = CSL_cfgClose(hCfg);
...
```

## 20.2.4 CSL\_cfgHwControl

```
CSL_Status CSL_cfgHwControl ( CSL\_CfgHandle          hCfg,
                             CSL\_CfgHwControlCmd       cmd,
                             void *                    arg
                             )
```

**Description**

Takes a command of CFG with an optional argument and implements it.

**Arguments**

hCfg	Handle to the CFG instance
cmd	The command to this API indicates the action to be taken on CFG.
arg	An optional argument.

**Return Value**

CSL\_Status

- CSL\_SOK - Command successful.
- CSL\_ESYS\_INVCMD - Invalid command
- CSL\_ESYS\_BADHANDLE - Invalid handle

**Pre Condition**

Both CSL\_cfgInit() and CSL\_cfgOpen() must be called successfully in order before calling CSL\_cfgHwControl().

---

**Post Condition**

CFG registers are configured according to the command and the command arguments. The command determines which registers are modified.

**Modifies**

The registers of CFG.

**Example**

```
CSL_CfgHandle      hCfg;
CSL_Status          status;
...
status = CSL_cfgHwControl(hCfg, CSL_CFG_CMD_CLEAR, NULL);
```

## 20.2.5 CSL\_cfgGetHwStatus

```
CSL_Status CSL_cfgGetHwStatus ( CSL\_CfgHandle          hCfg,
                                CSL\_CfgHwStatusQuery    query,
                                void *                  response
                                )
```

**Description**

Gets the status of the different operations of CFG.

**Arguments**

<code>hCfg</code>	Handle to the CFG instance
<code>query</code>	The query to this API of CFG which indicates the status to be returned.
<code>response</code>	Placeholder to return the status.

**Return Value**

CSL\_Status

- CSL\_SOK - Status info return successful
- CSL\_ESYS\_INVQUERY - Invalid query command
- CSL\_ESYS\_INVPARAMS - Invalid parameter
- CSL\_ESYS\_BADHANDLE - Invalid handle

**Pre Condition**

Both CSL\_cfgInit() and CSL\_cfgOpen() must be called successfully in order before calling CSL\_cfgGetHwStatus().

**Post Condition**

None

**Modifies**

Third parameter "response" vlaue

---

**Example**

```

CSL_CfgHandle      hCfg;
Uint32             response;
CSL_Status         status;
...
status = CSL_cfgGetHwStatus(hCfg,
                           CSL_CFG_QUERY_FAULT_ADDR,
                           &response);
...

```

## 20.2.6 CSL\_cfgGetBaseAddress

```

CSL_Status CSL_cfgGetBaseAddress ( CSL_InstNum      cfgNum,
                                  CSL\_CfgParam *  pCfgParam,
                                  CSL\_CfgBaseAddress * pBaseAddress
                                  )

```

**Description**

Function to get the base address of the peripheral instance. This function is used for getting the base address of the peripheral instance. This function will be called inside the CSL\_cfgOpen() function call. This function is open for re-implementing if the user wants to modify the base address of the peripheral object to point to a different location and there by allow CSL initiated write/reads into peripheral MMRs go to an alternate location.

**Arguments**

cfgNum	Specifies the instance of the CFG for which the base address is requested
pCfgParam	Module specific parameters
pBaseAddress	Pointer to the base address structure to return the base address details

**Return Value**

CSL\_Status

- CSL\_SOK - Successful on getting the base address of CFG
- CSL\_ESYS\_FAIL - The CFG instance is not available.
- CSL\_ESYS\_INVPARAMS - Invalid parameter.

**Pre Condition**

None

**Post Condition**

Base address structure is populated.

**Modifies**

1. The status variable
2. Base address structure



---

**Example**

```
CSL_Status      status;
CSL_CfgBaseAddress  baseAddress;
...
status = CSL_cfgGetBaseAddress(  CSL_MEMPROT_CONFIG,
                                NULL,
                                &baseAddress);

...
```

## 20.3 Data Structures

This section lists the data structures available in the CFG module.

### 20.3.1 CSL\_CfgObj

#### Detailed Description

This object contains the reference to the instance of CFG opened using the *CSL\_cfgOpen()*. The pointer to this is passed as CFG Handle to all CFG CSL APIs. *CSL\_cfgOpen()* function initializes this structure based on the parameters passed

#### Field Documentation

##### **CSL\_InstNum CSL\_CfgObj::cfgNum**

This is the instance of CFG being referred to by this object

##### **CSL\_CfgRegsOvly CSL\_CfgObj::regs**

This is a pointer to the registers of the instance of CFG referred to by this object

### 20.3.2 CSL\_CfgFaultStatus

#### Detailed Description

CSL\_CfgStatus has all the fields required for the status information of CFG module.

#### Field Documentation

##### **CSL\_BitMask16 CSL\_CfgFaultStatus::errorMask**

Bit Mask of the Errors

##### **UInt16 CSL\_CfgFaultStatus::faultId**

Fault Id. The ID of the originator of the faulting access

### 20.3.3 CSL\_CfgContext

#### Detailed Description

Cfg specific context information. Present implementation doesn't have any Context information.

#### Field Documentation

##### **UInt16 CSL\_CfgContext::contextInfo**

Context information of Cfg CSL passed as an argument to *CSL\_cfgInit()*. Present implementation of Cfg CSL doesn't have any context information; hence assigned NULL. The declaration is just a placeholder for future implementation.

### 20.3.4 CSL\_CfgParam

#### Detailed Description

This is module specific parameter. Present implementation of Cfg CSL doesn't have any module specific parameters.

#### Field Documentation

##### **CSL\_BitMask16 CSL\_CfgParam::flags**

Bit mask to be used for module specific parameters. The declaration is just a placeholder for future implementation. Passed as an argument to *CSL\_cfgOpen()*.

---

## **20.3.5 CSL\_CfgBaseAddress**

### **Detailed Description**

This structure contains the base address information for the Cfg instance.

### **Field Documentation**

#### **CSL\_CfgRegsOvly CSL\_CfgBaseAddress::regs**

Base address of the configuration registers of the peripheral

## 20.4 Enumerations

This section lists the enumerations available in the CFG module.

### 20.4.1 CSL\_CfgHwControlCmd

#### **enum CSL\_CfgHwControlCmd**

Enumeration for queries passed to *CSL\_cfgHwControl()*.

This is used to select the commands to control the operations existing setup of CFG. The arguments to be passed with each enumeration if any are specified next to the enumeration.

#### **Enumeration values:**

**CSL\_CFG\_CMD\_CLEAR**      CFG Hardware control command to clears the error conditions stored in MPFAR and MPFSR.

#### **Parameters:**

*None*

### 20.4.2 CSL\_CfgHwStatusQuery

#### **enum CSL\_CfgHwStatusQuery**

Enumeration for queries passed to *CSL\_cfgGetHwStatus()*.

This is used to get the status of different operations or to get the existing setup of CFG.

#### **Enumeration values:**

**CSL\_CFG\_QUERY\_FAULT\_ADDR**      Status query command to get the Fault Address.

#### **Parameters:**

*(Uint32 \*)*

**CSL\_CFG\_QUERY\_FAULT\_STATUS**      Status query command to get the Status information of CSL\_CfgStatus.

#### **Parameters:**

*(CSL\_CfgFaultStatus \*)*

---

## 20.5 Macros

**#define CSL\_CFG\_FAULT\_STAT\_FID (0x0000F700u)**

Mask value of Fault ID

**#define CSL\_CFG\_FAULT\_STAT\_LOCAL (0x00000080u)**

Mask value to get the status of Local memory (L1/L2)

**#define CSL\_CFG\_FAULT\_STAT\_SR (0x00000020u)**

Mask value for Supervisor Read

**#define CSL\_CFG\_FAULT\_STAT\_SW (0x00000010u)**

Mask value for Supervisor Write

**#define CSL\_CFG\_FAULT\_STAT\_SX (0x00000008u)**

Mask value for Supervisor Execute

**#define CSL\_CFG\_FAULT\_STAT\_UR (0x00000004u)**

Mask value for User Read

**#define CSL\_CFG\_FAULT\_STAT\_UW (0x00000002u)**

Mask value for User Write

**#define CSL\_CFG\_FAULT\_STAT\_UX (0x00000001u)**

Mask value for User Execute

---

## 20.6 Typedefs

**typedef CSL\_CfgObj \* CSL\_CfgHandle**

This is a pointer to CSL\_CfgObj & is passed as the first parameter to all CFG CSL APIs

---

## Chapter 21 CHIP Module

---

---

---

### Topics

<a href="#"><u>21. 1 Overview</u></a>
<a href="#"><u>21. 2 Functions</u></a>
<a href="#"><u>21. 3 Enumerations</u></a>

## 21.1 Overview

This module deals with all System On Chip (SOC) configurations. It constitutes of Configuration Registers specific for the chip.

Following are the Registers associated with the CHIP module:

- Addressing Mode Register - This register specifies the addressing mode for the registers which can perform linear or circular addressing, also contain sizes for circular addressing
- Control Status Register - This register contains the control and status bits. This register is used to control the mode of cache. This is also used to enable or disable all the interrupts except reset and non maskable interrupt.
- Interrupt Flag Register – This register contains the status of INT4–INT15 and NMI interrupt. Each corresponding bit in the IFR is set to 1 when that interrupt occurs; otherwise, the bits are cleared to 0.
- Interrupt Set Register - This register allows user to manually set the maskable interrupts (INT4–INT15) in the interrupt flag register (IFR). Writing a 1 to any of the bits in ISR causes the corresponding interrupt flag to be set in IFR.
- Interrupt Clear Register – This register allows user to manually clear the maskable interrupts (INT15–INT4) in the interrupt flag register (IFR). Writing a 1 to any of the bits in ICR causes the corresponding interrupt flag to be cleared in IFR.
- Interrupt Enable Register - This register enables and disables individual interrupts and this not accessible in User mode.
- Interrupt Service Table Pointer Register – This register is used to locate the interrupt service routine (ISR).
- Interrupt Return Pointer Register – This register contains the return pointer that directs the CPU to the proper location to continue program execution after processing a maskable interrupt.
- Nonmaskable Interrupt (NMI) Return Pointer Register – This register contains the return pointer that directs the CPU to the proper location to continue program execution after processing of a non-maskable interrupt (NMI).
- Exception Return Pointer Register – This register contains the return pointer that directs the CPU to the proper location to continue program execution after processing of a exception.
- Time Stamp Counter Registers – The CPU contains a free running 64-bit counter that advances each CPU clock after counting is enabled. The counter is accessed using two 32-bit read-only control registers, Time Stamp Counter Registers – Low (TSCL) and Time Stamp Counter Registers – High (TSCH). The counter is enabled by writing to TSCL. The value written is ignored. Once enabled, counting cannot be disabled under program control. Counting is disabled in the following cases:
  - After exiting the reset state.
  - When the CPU is fully powered down.
- SPLOOP Inner Loop Count Register - The SPLOOP or SPLOOPD instructions use the SPLOOP inner loop count register (ILC), as the count of the number of iterations left to perform. The ILC content is decremented at each stage boundary until the ILC content reaches 0.
- SPLOOP Reload Inner Loop Count Register - Predicated SPLOOP or SPLOOPD instructions used in conjunction with a SPMASKR or SPKERNELR instruction use the SPLOOP reload inner loop count register (RILC), as the iteration count value to be written to the SPLOOP inner loop count register (ILC) in the cycle before the reload operation begins.
- E1 Phase Program Counter – This register contains the 32-bit address of the fetch packet in the E1 pipeline phase.



- 
- DSP Core Number Register – This register provides an identifier to shared resources in the system which identifies which CPU is accessing those resources. The contents of this register are set to a specific value at reset.
  - Saturation Status Register – This register provides saturation flags for each functional unit, making it possible for the program to distinguish between saturations caused by different instructions in the same execute packet.
  - GMPY Polynomial.A Side Register – The GMPY instruction uses the 32-bit polynomial in the GMPY polynomial—A side register (GPLYA), when the instruction is executed on the M1 unit.
  - GMPY Polynomial. B Side Register – The GMPY instruction uses the 32-bit polynomial in the GMPY polynomial—B side register (GPLYB), when the instruction is executed on the M2 unit.
  - Galois Field Polynomial Generator Function Register – This register controls the field size and the Galois field polynomial generator of the Galois field multiply hardware.
  - Task State Register – This register contains all of the status bits that determine or indicate the current execution environment. TSR is saved in the event of an interrupt or exception to the ITSR or NTSR, respectively.
  - Interrupt Task State Register – This register is used to store the contents of the task state register (TSR) in the event of an interrupt.
  - NMI/Exception Task State Register – This register is used to store the contents of the task state register (TSR) and the conditions under which an exception occurred in the event of a nonmaskable interrupt (NMI) or an exception.
  - Exception Flag Register – This register contains bits that indicate which exceptions have been detected. Clearing the EFR bits is done by writing a 1 to the corresponding bit position in the exception clear register (ECR).
  - Exception Clear Register – This register is used to clear individual bits in the exception flag register (EFR). Writing a 1 to any bit in ECR clears the corresponding bit in EFR.
  - Internal Exception Report Register – This register contains flags that indicate the cause of the internal exception.
  - Restricted Entry Point Address Register – This register is used by the SWENR instruction as the target of the change of control when an SWENR instruction is issued. The contents of REP should be preinitialized by the processor in Supervisor mode before any SWENR instruction is issued.

## 21.2 Functions

This section lists the functions available in the CHIP module.

### 21.2.1 CSL\_chipWriteReg

```

UInt32 CSL_chipWriteReg ( CSL\_ChipReg reg,
                           CSL_Reg32 val
                           )

```

#### Description

This API writes specified control register with the specified value 'val'. The register that can be specified could be one of those enumerated in CSL\_ChipReg.

#### Arguments

<code>reg</code>	This is the register name specified for the register through the enum
<code>val</code>	Value to be written into the register

#### Return Value

UInt32

The value in the register before the new value being written

- Old programmed value

#### Pre Condition

None

#### Post Condition

The reg control register is written with the value passed.

#### Modifies

The specified register will be modified.

#### Usage Constraints

Please refer to the C64x+ user guide for constraints while accessing registers in different privilege levels

#### Example

```

UInt32 oldVal;
oldVal = CSL_chipWriteReg(CSL_CHIP_AMR, 56);
...

```

### 21.2.2 CSL\_chipReadReg

```

UInt32 CSL_chipReadReg ( CSL\_ChipReg reg )

```

---

**Description**

This API reads the specified control register. The register that can be specified could be one of those enumerated in CSL\_ChipReg.

**Arguments**

<code>reg</code>	This is the register name specified for the register through the enum
------------------	---

**Return Value**

UInt32

- The value read from the register

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Usage Constraints**

Please refer to the C64x+ user guide for constraints while accessing registers in different privilege levels

**Example**

```
UInt32 regVal;  
regVal = CSL_chipReadReg(CSL_CHIP_AMR);  
...
```

## 21.3 Enumerations

This section lists the enumerations available in the CHIP module.

### 21.3.1 CSL\_ChipReg

#### **enum CSL\_ChipReg**

Enumeration for the CHIP registers

#### **Enumeration values:**

<i>CSL_CHIP_AMR</i>	Addressing Mode Register
<i>CSL_CHIP_CSR</i>	Control Status Register
<i>CSL_CHIP_IFR</i>	Interrupt Flag Register
<i>CSL_CHIP_ISR</i>	Interrupt Set Register
<i>CSL_CHIP_ICR</i>	Interrupt Clear Register
<i>CSL_CHIP_IER</i>	Interrupt Enable Register
<i>CSL_CHIP_ISTP</i>	Interrupt Service Table Pointer Register
<i>CSL_CHIP_IRP</i>	Interrupt Return Pointer Register
<i>CSL_CHIP_NRP</i>	Nonmaskable Interrupt (NMI) Return Pointer Register
<i>CSL_CHIP_ERP</i>	Exception Return Pointer Register
<i>CSL_CHIP_TSCL</i>	Time Stamp Counter Register - Low
<i>CSL_CHIP_TSCH</i>	Time Stamp Counter Registers - High
<i>CSL_CHIP_ILC</i>	SPLOOP Inner Loop Count Register
<i>CSL_CHIP_RILC</i>	SPLOOP Reload Inner Loop Count Register
<i>CSL_CHIP_REP</i>	Restricted Entry Point Address Register
<i>CSL_CHIP_PCE1</i>	E1 Phase Program Counter
<i>CSL_CHIP_DNUM</i>	DSP Core Number Register
<i>CSL_CHIP_SSR</i>	Saturation Status Register
<i>CSL_CHIP_GPLYA</i>	GMPY Polynomial A Side Register
<i>CSL_CHIP_GPLYB</i>	GMPY Polynomial B Side Register
<i>CSL_CHIP_GFPGFR</i>	Galois Field Polynomial Generator Function Register
<i>CSL_CHIP_TSR</i>	Task State Register
<i>CSL_CHIP_ITSR</i>	Interrupt Task State Register
<i>CSL_CHIP_NTSR</i>	NMI/Exception Task State Register
<i>CSL_CHIP_EFR</i>	Exception Flag Register
<i>CSL_CHIP_ECR</i>	Exception Clear Register
<i>CSL_CHIP_IERR</i>	Internal Exception Report Register

---

## Chapter 22

### IDMA MODULE

---

---

---

#### Topics

<a href="#"><u>22. 1 Overview</u></a>
---------------------------------------

<a href="#"><u>22. 2 Functions</u></a>
--

<a href="#"><u>22. 3 Data Structures</u></a>
--

<a href="#"><u>22. 4 Enumerations</u></a>
---

<a href="#"><u>22. 5 Typedefs</u></a>
---------------------------------------

---

## 22.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within IDMA module.

The internal DMA (IDMA), is a DMA local to the megamodule- that is, it provides data move services only within the megamodule (L1P, L1D, L2, and CFG).

There are two IDMA channels (0 and 1).

- Channel 0 allows data to be transferred between the peripheral configuration space (CFG) and any local memories (L1P, L1D, and L2).
- Channel 1 is used to transfer data between the local memories (L1P, L1D, and L2).

The IDMA data transfers occur in the background of CPU operation. That is, once a channel transfer is programmed, it happens concurrent with other CPU activity, and without additional CPU intervention.

## 22.2 Functions

This section lists the functions available in the IDMA module.

### 22.2.1 IDMA1\_init

```
Int IDMA1_init          ( IDMA\_priSet          priority,
                          IDMA\_intEn           interr
                          )
```

#### Description

This function obtains a priority and an interrupt flag and remembers them so that all future transfers on channel 1 will use these priorities. The priority is contained in the argument "priority" and interrupt flag in "interr". This function performs IDMA Channel 1 initialization by setting the priority level and the enabling/disabling the interrupt event generation for the channel.

#### Arguments

<code>priority</code>	Priority 0-7 of handle
<code>interr</code>	Interrupt event generated on/off

#### Return Value

Int

- Priority of IDMA relative to CPU and whether interrupt is desired or not. These values stored in the 32-bit field 'cnt' of the local IDMA1 handle structure

#### Pre Condition

None

#### Post Condition

None

#### Modifies

None

#### Example

```
Int          cnt1;

// Initialize IDMA Channel 1
// Set Chan 1 to have Priority 7 and Interrupt Event Gen On
...

cnt1 = IDMA1_init(IDMA_PRI_7, IDMA_INT_EN);
...
```

### 22.2.2 IDMA1\_copy

```
Int IDMA1_copy          (   Uint32 *          src,
                          Uint32 *          dst,
                          Uint32           byteCnt
                          )
```

)

### Description

IDMA1\_copy() transfers "byteCnt" bytes from a source "src" to a destination "dst". It is assumed that both the source and destination addresses are in internal memory. Transfers from addresses that are not in the internal memory will raise an exception. No checking is performed by this function to check the correctness of any of the passed in arguments. Used to transfer "byteCnt" bytes from source "src" to destination "dst".

### Arguments

src	Pointer to the source address
dst	Pointer to the destination address
byteCnt	Number of bytes to be transferred

### Return Value

Int

- Always returns 0

### Pre Condition

The function *IDMA1\_init()* must be called successfully before calling to this function.

### Post Condition

Call *IDMA1\_wait ()* function

### Modifies

The hardware registers of IDMA.

### Example

```
#pragma DATA_SECTION      (src, "ISRAM");
#pragma DATA_ALIGN        (src, 8);
#pragma DATA_SECTION      (dst1, "ISRAM1");
#pragma DATA_ALIGN        (dst1, 8);
Uint32      src[20] =
{
    0xDEADBEEF, 0xFADEBABA, 0x5AA51C3A, 0xD4536BA3,
    0x5E69BA23, 0x4884A01F, 0x9265ACDA, 0xFFFF0123,
    0xBEADDABA, 0x234A76B2, 0x9675ABCD, 0xABCDEF12,
    0xEEEECDEA, 0x01234567, 0x00000000, 0xFEEDFADE,
    0x0A1B2C3D, 0x4E5F6B7C, 0x5AA5ECCE, 0xFABEFACE
};
Uint32      dst1[20];
// Copy src to dst1 - 80 bytes - 20 words
IDMA1_copy(src, dst1, 80);
...
```

## 22.2.3 IDMA1\_fill

Int IDMA1_fill	(	Uint32 *	dst,
		Uint32	byteCnt,
		Uint32	fill_value



)

### Description

IDMA1\_fill() takes a fill value in "fill\_value" and fills "byteCnt" bytes of the "fill\_value" to destination "dst".

### Arguments

dst	Pointer to the destination address
byteCnt	Number of bytes to be transferred
fill_value	Data to be filled

### Return Value

Int

- Always returns 0

### Pre Condition

The function *IDMA1\_init()* must be called successfully before calling to this function.

### Post Condition

Call *IDMA1\_wait()* function

### Modifies

The hardware registers of IDMA

### Example

```
#pragma DATA_SECTION (dst1, "ISRAM1");
#pragma DATA_ALIGN (dst1, 8);

Uint32 dst1[20];
IDMA1_fill(dst1, 80, 0xAAAABABA);
...
```

## 22.2.4 IDMA1\_getStatus

Uint32 IDMA1\_getStatus ( void )

### Description

IDMA1\_getStatus() gets the active and pending status of IDMA Channel 1 and returns ACTV in the least significant bit and PEND in the 2nd least significant bit

### Arguments

None

### Return Value

Uint32

- IDMA channel 1 status

### Pre Condition

None

**Post Condition**

None

**Modifies**

None

**Example**

```

    Uint32      stat;
    stat = IDMA1_getStatus();
    ...

```

## 22.2.5 IDMA1\_wait

**void IDMA1\_wait** ( **void** )

**Description**

IDMA1\_wait() waits until all previous transfers for IDMA Channel 1 have been completed by making sure that both active and pending bits are zero. These are the two least significant bits of the status register for the channel.

**Arguments**

None

**Return Value**

None

**Pre Condition**

Functions IDMA1\_init() and IDMA1\_copy() or IDMA1\_fill() must be called successfully in order before calling this API.

**Post Condition**

Completion of previous transfers

**Modifies**

IDMA channel 1 registers

**Example**

```

#pragma DATA_SECTION (dst, "ISRAM1");
#pragma DATA_ALIGN (dst, 8);
Uint32      dst[20];
Uint32      stat;
...
IDMA_fill(dst, 80, 0xAAAAAAAA);
stat = IDMA1_getStatus();
IDMA1_wait();
...

```

## 22.2.6 IDMA1\_setPriority

**Int IDMA1\_setPriority** ( [IDMA\\_priSet](#) **priority** )

**Description**

IDMA1\_setPriority() sets a "3-bit" priority field which has a valid range of 0-7 for priorities 0-7. It

---

returns a "32-bit" count register field back to the user. This 32-bit register field will be used in IDMA1\_copy() and IDMA1\_fill() to program the Priority and Interrupt options for IDMA Chan 1  
Sets the priority level for IDMA channel 1 transfers.

### Arguments

`priority`                      Priority 0-7 of handle

### Return Value

Int

- Priority of IDMA relative to CPU. This value stored in the 32-bit field 'cnt' of the local IDMA1 handle structure

### Pre Condition

None

### Post Condition

None

### Modifies

IDMA channel 1 registers

### Example

```

    Uint32      tempCnt;
    ...

    // Set and test Priority level for IDMA1
    tempCnt = IDMA1_setPriority(IDMA_PRI_2);
    ...

```

## 22.2.7 IDMA1\_setInt

Int IDMA1\_setInt ( [IDMA\\_intEn](#)                      *interr* )

### Description

IDMA1\_setInt() sets the interrupt enable field which is used to enable/disable interrupts for IDMA Channel 1. It returns a "32-bit" count register field back to the user. This 32-bit register field will be used in IDMA1\_copy() and IDMA1\_fill() to program the Priority and Interrupt options for IDMA Channel 1.

### Arguments

`interr`                      Interrupt event generated on/off

### Return Value

Int

- Interrupt is enabled or not. This value stored in the 32-bit field 'cnt' of the local IDMA1 handle structure

### Pre Condition

None

### Post Condition

---

None

**Modifies**

IDMA channel 1 registers

**Example**

```

    Uint32      tempCnt;
    ...

    // Set and test Interrupt event gen for IDMA1
    tempCnt = IDMA1_setInt(IDMA_INT_DIS);
    ...

```

## 22.2.8 IDMA0\_init

**Int IDMA0\_init** ( [IDMA\\_intEn](#) *interr* )

**Description**

This function obtains a interrupt enable setting and remembers them so that all the future transfers on Channel 0 generate interrupts or not. Initializes the Interrupt Event Generation for IDMA Channel 0.

**Arguments**

*interr*                      Interrupt event generated on/off

**Return Value**

Int

- Interrupt is enabled or not. This value stored in the 32-bit 'cnt' field of the local IDMA0 configuration structure

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

**Example**

```

    Uint32      cnt0;
    ...
    // Initialize IDMA Channel 0
    // Set Chan 0 to have Interrupt Event Gen On
    cnt0 = IDMA0_init(IDMA_INT_EN);
    ...

```

## 22.2.9 IDMA0\_config

**void IDMA0\_config** ( [IDMA0\\_Config](#) \* *config* )

---

**Description**

IDMA0\_config() - Configures IDMA Channel 0 to perform a transfer between Internal Memory and Configuration Space based on the data in the \*config structure. "mask" provides a 1-hot encoding for the 32-word transfer that determines which of the 32-words are to be transferred. In the \*config structure "src" provides the source location of the transfer and "dst" provides the destination location of the transfer and both must be word aligned. While "cnt" provides the number of 32-word transfers to perform and must not be greater than 15. Initializes the configuration for IDMA Channel 0 including 1-hot encoding mask, source location, destination location and count. This is done using the structure IDMA0\_Config.

**Arguments**

config	Pointer to the Configuration structure
--------	--

**Return Value**

None

**Pre Condition**

The function IDMA0\_init() must be called successfully before invoking this API.

**Post Condition**

Invoke IDMA0\_wait() after calling this API

**Modifies**

The hardware registers of IDMA.

**Example**

```
IDMA0_Config  config
...
IDMA0_config(&config);
IDMA0_wait();
...
```

## 22.2.10 IDMA0\_configArgs

void IDMA0_configArgs	(	Uint32	mask,
		Uint32 *	src,
		Uint32 *	dst,
		Uint32	count
	)		

**Description**

IDMA0\_configArgs() - Configures IMDA Channel 0 to perform a transfer between Internal Memory and Configuration Space based on the inputs to the function. "mask" provides a 1-hot encoding for the 32-word transfer that determines which of the 32-words are to be transferred. "src" provides the source location of the transfer and "dst" provides the destination location of the transfer and both must be word aligned. While "cnt" provides the number of 32-word transfers to perform and must not be greater than 15. Initializes the configuration for IDMA Channel 0 including 1-hot encoding mask, source location, destination location and count.

**Arguments**

---

mask	Encoding value for the 32-word transfer
src	Pointer to the source location of the transfer
dst	Pointer to the destination location of the transfer
count	Number of 32-word transfers

**Return Value**

None

**Pre Condition**

The function IDMA0\_init() must be called successfully before invoking this API.

**Post Condition**

Invoke IDMA0\_wait() after calling this API

**Modifies**

The hardware registers of IDMA.

**Example**

```

Uint32  src,dst;
Uint32  mask;
...
IDMA0_configArgs(mask, src, dst, 1);
IDMA0_wait();
...

```

## 22.2.11 IDMA0\_getStatus

**Uint32 IDMA0\_getStatus** ( void )

**Description**

IDMA0\_getStatus() gets the active and pending status of IMDA Channel 0 and returns ACTV in the least significant bit and PEND in the 2nd least significant bit.

**Arguments**

None

**Return Value**

Uint32

- IDMA channel 0 status

**Pre Condition**

None

**Post Condition**

None

**Modifies**

None

---

**Example**

```

    Uint32      stat;
    ...
    stat = IDMA0_getStatus();
    ...

```

## 22.2.12 IDMA0\_wait

**void IDMA0\_wait** ( **void** )

**Description**

IDMA0\_wait() waits until all previous transfers for IDMA Channel 0 have been completed by making sure that both active and pend bits are zero. These are the two least significant bits of the status register for the channel.

**Arguments**

None

**Return Value**

None

**Pre Condition**

Functions IDMA0\_init() and IDMA0\_config() or IDMA0\_configArgs () must be called successfully in order before calling this API.

**Post Condition**

Completion of previous transfer

**Modifies**

IDMA channel 0 registers

**Example**

```

    Uint32      stat;
    ...
    stat = IDMA0_getStatus();
    IDMA0_wait();
    ...

```

## 22.2.13 IDMA0\_setInt

**Int IDMA0\_setInt** ( [IDMA\\_intEn](#) *interr* )

**Description**

IDMA0\_setInt() sets a the interrupt enable field which is used to enable/disable interrupts for IDMA Channel 0. It returns a "32-bit" count register field back to the user. This 32-bit register field will be used in IDMA0\_config() and IDMA0\_configArgs() to program the Interrupt option for IDMA Channel 0

**Arguments**

*interr*                      Interrupt event generated on/off

---

**Return Value**

Int

- Interrupt is enabled or not. This value stored in the 32-bit 'cnt' field of the local IDMA0 configuration structure

**Pre Condition**

None

**Post Condition**

None

**Modifies**

IDMA channel 0 registers

**Example**

```
Uint32      tempCnt;  
...  
// Set and test Interrupt event gen for IDMA0  
tempCnt = IDMA0_setInt(IDMA_INT_DIS);  
...
```



---

## 22.3 Data Structures

This section lists the data structures available in the IDMA module.

### 22.3.1 idma1\_handle

#### Detailed Description

IDMA1\_handle IDMA Channel 1 handle - Contains Status, Source and Destination locations and count for channel 1 transfer.

#### Field Documentation

**Uint32 idma1\_handle::cnt**

Number of bytes to be transferred

**Uint32\* idma1\_handle::dst**

IDMA channel 1 destination

**Uint32 idma1\_handle::reserved**

Reserved area

**Uint32\* idma1\_handle::src**

IDMA channel 1 source location

**Uint32 idma1\_handle::status**

IDMA channel 1 status

### 22.3.2 idma0\_config

#### Detailed Description

IDMA0\_Config IDMA Channel 0 configuration - Contains Status, Mask, Source and Destination locations and count for channel 0 (configuration) transfers.

#### Field Documentation

**Uint32 idma0\_config::cnt**

Number of bytes to be transferred

**Uint32\* idma0\_config::dst**

IDMA channel 0 destination

**Uint32 idma0\_config::mask**

IDMA channel 0 mask value

**Uint32\* idma0\_config::src**

IDMA channel 0 source location

**Uint32 idma0\_config::status**

IDMA channel 0 status

## 22.4 Enumerations

This section lists the enumerations available in the IDMA module.

### 22.4.1 IDMA\_Chan

#### **enum IDMA\_Chan**

This enumeration specifies which IDMA channel will be used. This is used to indicate which IDMA channel (0 or 1) will be used by API.

#### **Enumeration values:**

<i>IDMA_CHAN_0</i>	IDMA channel 0
<i>IDMA_CHAN_1</i>	IDMA channel 1

### 22.4.2 IDMA\_intEn

#### **enum IDMA\_intEn**

This enumeration specifies whether the interrupt event generation is enabled or disabled. This is used to indicate whether the interrupt event generation is enabled or disabled.

#### **Enumeration values:**

<i>IDMA_INT_DIS</i>	Idma Int Disable
<i>IDMA_INT_EN</i>	Idma Int Enable

### 22.4.3 IDMA\_priSet

#### **enum IDMA\_priSet**

This enumeration specifies what priority level the IDMA channel is set to. This is used to specify what priority level the IDMA channel is set to.

#### **Enumeration values:**

<i>IDMA_PRI_0</i>	Set Priority level 0
<i>IDMA_PRI_1</i>	Set Priority level 1
<i>IDMA_PRI_2</i>	Set Priority level 2
<i>IDMA_PRI_3</i>	Set Priority level 3
<i>IDMA_PRI_4</i>	Set Priority level 4
<i>IDMA_PRI_5</i>	Set Priority level 5
<i>IDMA_PRI_6</i>	Set Priority level 6
<i>IDMA_PRI_7</i>	Set Priority level 7
<i>IDMA_PRI_NULL</i>	No Priority level

---

## 22.5 Typedefs

**typedef CSL\_IdmaRegs\* CSL\_idmaOvly**

Pointer to the register overlay structure of the IDMA

**typedef struct idma0\_config IDMA0\_Config**

IDMA0\_Config IDMA Channel 0 configuration - Contains Status, Mask, Source and Destination locations and count for channel 0 (configuration) transfer.

**typedef struct idma1\_handle IDMA1\_handle**

IDMA1\_handle IDMA Channel 1 handle - Contains Status, Source and Destination locations and count for channel 1 transfer.

**typedef Uint32 Status**

Status

---

## Chapter 23

# MEMPROT Module

---

---

---

---

### Topics

<a href="#"><u>23.1 Overview</u></a>
<a href="#"><u>23.2 Functions</u></a>
<a href="#"><u>23.3 Data Structures</u></a>
<a href="#"><u>23.4 Enumerations</u></a>
<a href="#"><u>23.5 Macros</u></a>
<a href="#"><u>23.6 Typedefs</u></a>

---

## 23.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within MEMPROT module

Memory protection used to support resources (L1P, L2, L1D not an Internal CFG space). Memory protection provides many benefits to a system.

Memory protection functionality can:

- Protect operating system data structures from poorly behaving code.
- Aid in debugging by providing greater information about illegal memory accesses.
- Allow the operating system to enforce clearly defined boundaries between supervisor and user mode accesses, leading to greater system robustness.

## 23.2 Functions

This section lists the functions available in the MEMPROT module.

### 23.2.1 CSL\_memprotInit

**CSL\_Status** CSL\_memprotInit ( [CSL\\_MemprotContext](#) \* *pContext* )

#### Description

This is the initialization function for the MEMPROT CSL. The function must be called before calling any other API from this CSL. This function does not modify any registers or check status. It returns status CSL\_SOK. It has been kept for future use.

#### Arguments

*pContext* Context information for the instance. Should be NULL

#### Return Value

CSL\_Status

- CSL\_SOK - Always returns

#### Pre Condition

None

#### Post Condition

None

#### Modifies

None

#### Example

```
CSL_Status    status;
...
status = CSL_memprotInit(NULL);
...
```

### 23.2.2 CSL\_memprotOpen

[CSL\\_MemprotHandle](#) CSL\_memprotOpen ( [CSL\\_MemprotObj](#) \* *pMemprotObj*,  
CSL\_InstNum *memprotNum*,  
[CSL\\_MemprotParam](#) \* *pMemprotParam*,  
CSL\_Status \* *pStatus*  
)

#### Description

This function populates the peripheral data object for the instance and returns a handle to the MEMPROT instance. The open call sets up the data structures for the particular instance of MEMPROT device. The device can be re-opened anytime after it has been normally closed, if so

required. The handle returned by this call is input as an essential argument for rest of the APIs described for this module.

### Arguments

<code>pMemprotObj</code>	Pointer to the MEMPROT instance object
<code>memprotNum</code>	Instance of the MEMPROT to be opened
<code>pMemprotParam</code>	Pointer to module specific parameters
<code>pStatus</code>	Pointer for returning status of the function call

### Return Value

`CSL_MemprotHandle`

- Valid MEMPROT instance handle will be returned if status value is equal to `CSL_SOK`.

### Pre Condition

Memory protection must be successfully initialized via `CSL_memprotInit()` before calling this function. Memory for the `CSL_MemprotObj` must be allocated outside this call. This object must be retained while usage of this module. Depending on the module opened some inherent constraints need to be kept in mind. When a handle for the Config block is opened the only operation possible is a query for the fault Status. No other control command/ query/ setup must be used. When a handle for L1D/L1P is opened, then the constraints with respect to the number of Memory pages must be kept in mind.

### Post Condition

- MEMPROT object structure is populated
- The status is returned in the status variable. If status returned is

- `CSL_SOK` - Valid MEMPROT module handle is returned
- `CSL_ESYS_FAIL` - The MEMPROT instance is invalid
- `CSL_ESYS_INVPARAMS` - Invalid parameter

### Modifies

- The status variable
- MEMPROT object structure

### Example

```
CSL_MemprotObj    mpL2Obj;
CSL_MemprotHandle hmpL2;
CSL_Status        status;
// Initializing the module
CSL_memprotInit(NULL);

// Opening the Handle for the L2
hmpL2 = CSL_memprotOpen(&mpL2Obj,
                       CSL_MEMPROT_L2,
                       NULL,
                       &status);

...
```

## 23.2.3 CSL\_memprotClose

CSL\_Status CSL\_memprotClose ( [CSL\\_MemprotHandle](#) *hMemprot* )

### Description

This function closes the specified instance of MEMPROT.

### Arguments

*hMemprot*                      Handle to the MEMPROT instance

### Return Value

CSL\_Status

- CSL\_SOK - Close successful
- CSL\_ESYS\_BADHANDLE - Invalid handle

### Pre Condition

Both CSL\_memprotInit() and CSL\_memprotOpen() must be called successfully in that order before this function can be called

### Post Condition

The MEMPROT CSL APIs can not be called until the MEMPROT CSL is reopened again using CSL\_memprotOpen().

### Modifies

CSL\_memprotObj structure values

### Example

```
CSL_MemprotHandle  hMemprot;
CSL_Status          status;

...
status = CSL_memprotClose(hMemprot);
...
```

## 23.2.4 CSL\_memprotHwSetup

CSL\_Status CSL\_memprotHwSetup ( [CSL\\_MemprotHandle](#) *hMemprot*,  
[CSL\\_MemprotHwSetup](#) \* *setup*  
)

### Description

This function initializes the module registers with the appropriate values provided through the HwSetup Data structure. For information passed through the HwSetup data structure, refer CSL\_memprotHwSetup.

### Arguments

*hMemprot*                      Handle to the memprot instance



setup                      Pointer to hardware setup structure

### Return Value

CSL\_Status

- CSL\_SOK - Hardware setup successful.
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Hardware structure is not properly initialized

### Pre Condition

Both CSL\_memprotInit() and CSL\_memprotOpen() must be called successfully in order before calling this function. The user has to allocate space for & fill in the main setup structure appropriately before calling this function. Ensure numpages is not set to > 32 for handles for L1D/L1P. Ensure numpages is not > 64 for L2.

### Post Condition

MEMPROT registers are configured according to the hardware setup parameters

### Modifies

The hardware registers of MEMPROT.

### Example

```
#define PAGE_ATTR      0xFFFF0

CSL_MemprotObj      mpL2Obj;
CSL_MemprotHandle    hmpL2;
CSL_Status          status;
CSL_MemprotHwSetup    L2MpSetup;
Uint16 pageAttrTable[10] = {PAGE_ATTR, PAGE_ATTR, PAGE_ATTR, PAGE_ATTR,
                             PAGE_ATTR, PAGE_ATTR, PAGE_ATTR,
                             PAGE_ATTR, PAGE_ATTR, PAGE_ATTR};
Uint32 key[2] = {0x11223344, 0x55667788};
// Initializing the module
CSL_memprotInit(NULL);

// Opening the Handle for the L2
hmpL2 = CSL_memprotOpen(&mpL2Obj, CSL_MEMPROT_L2, NULL, &status);
L2MpSetup.memPageAttr = pageAttrTable;
L2MpSetup.numPages = 10;
L2MpSetup.key = key;

// Do Setup for the L2 Memory protection/
CSL_memprotHwSetup(hmpL2, &L2MpSetup);
...
```

## 23.2.5 CSL\_memprotGetHwSetup

```
CSL_Status CSL_memprotGetHwSetup ( CSL\_MemprotHandle      hMemprot,
                                   CSL\_MemprotHwSetup * setup
                                   )
```

### Description

This function gets the current setup of the Memory Protection registers. The status is returned through CSL\_MemprotHwSetup. The obtaining of status is the reverse operation of CSL\_MemprotHwSetup() function. Only the Memory Page attributes are read and filled into the HwSetup structure.

### Arguments

hMemprot	Handle to the MEMPROT instance
setup	Pointer to setup structure which contains the setup information of MEMPROT.

### Return Value

CSL\_Status

- CSL\_SOK - Setup info load successful.
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Invalid parameter

### Pre Condition

Both CSL\_memprotInit() and CSL\_memprotOpen() must be called successfully in order before calling CSL\_memprotGetHwSetup(). Ensure numpages is initialized depending on the number of desired attributes in the setup. Make sure to set numpages <= 32 for handles for L1D/L1P. Ensure numpages <= 64 for L2.

### Post Condition

None

### Modifies

Second parameter setup value

### Example

```
#define PAGE_ATTR 0xFFFF0

CSL_MemprotObj      mpL2Obj;
CSL_MemprotHandle   hmpL2;
CSL_Status           status;
CSL_MemprotHwSetup  L2MpSetup, L2MpGetSetup;
Uint16 pageAttrTable[10] = {PAGE_ATTR, PAGE_ATTR, PAGE_ATTR, PAGE_ATTR,
                             PAGE_ATTR, PAGE_ATTR, PAGE_ATTR,
                             PAGE_ATTR, PAGE_ATTR, PAGE_ATTR};
Uint32 key[2] = {0x11223344, 0x55667788};

// Initializing the module
```

---

```

CSL_memprotInit(NULL);

// Opening the Handle for the L2
hmpL2 = CSL_memprotOpen(&mpL2Obj, CSL_MEMPROT_L2, NULL, &status);
L2MpSetup.memPageAttr = pageAttrTable;
L2MpSetup.numPages = 10;
L2MpSetup.key = key;

// Do Setup for the L2 Memory protection/
CSL_memprotHwSetup(hmpL2, &L2MpSetup);
status = CSL_memprotGetHwSetup(hmpL2, &L2MpGetSetup);
...

```

## 23.2.6 CSL\_memprotHwControl

```

CSL_Status CSL_memprotHwControl ( CSL\_MemprotHandle      hMemprot,
                                CSL\_MemprotHwControlCmd cmd,
                                void *      arg
                                )

```

### Description

Control operations for the Memory protection registers. For a particular control operation, the pointer to the corresponding data type needs to be passed as argument HwControl function call. All the arguments (structure elements included) passed to the HwControl function are inputs. For the list of commands supported and argument type that can be *void\** casted & passed with a particular command refer to [CSL\\_MemprotHwControlCmd](#).

### Arguments

hMemprot	Handle to the MEMPROT instance
cmd	The command to this API indicates the action to be taken on MEMPROT.
arg	An optional argument

### Return Value

CSL\_Status

- CSL\_SOK - Status info return successful.
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVCMD - Invalid command
- CSL\_ESYS\_FAIL - Invalid lock status
- CSL\_ESYS\_INVPARAMS - Invalid Parameter

### Pre Condition

Both [CSL\\_memprotInit\(\)](#) and [CSL\\_memprotOpen\(\)](#) must be called successfully in order before calling [CSL\\_memprotHwControl\(\)](#). For the argument type that can be *void\** casted and passed with a particular command refer to [CSL\\_MemprotHwControlCmd](#).

### Post Condition

MEMPROT registers are configured according to the command and the command arguments. The command determines which registers are modified.

### Modifies

The hardware registers of MEMPROT.

### Example

```
#define PAGE_ATTR 0xFFF0

Uint16 pageAttrTable[10] = {PAGE_ATTR, PAGE_ATTR, PAGE_ATTR, PAGE_ATTR,
                             PAGE_ATTR, PAGE_ATTR, PAGE_ATTR,
                             PAGE_ATTR, PAGE_ATTR, PAGE_ATTR};
Uint32 key[2] = {0x11223344, 0x55667788};

CSL_MemprotObj          mpL2Obj;
CSL_MemprotHandle       hmpL2;
CSL_Status              status;
CSL_MemprotHwSetup      L2MpSetup;
CSL_MemprotLockStatus   lockStat;

// Initializing the module
CSL_memprotInit(NULL);

// Opening the Handle for the L2
hmpL2 = CSL_memprotOpen(&mpL2Obj, CSL_MEMPROT_L2, NULL, &status);
L2MpSetup.memPageAttr = pageAttrTable;
L2MpSetup.numPages = 10;
L2MpSetup.key = key;

// Do Setup for the L2 Memory protection/
CSL_memprotHwSetup(hmpL2, &L2MpSetup);

// Query Lock Status
CSL_memprotGetHwStatus(hmpL2, CSL_MEMPROT_QUERY_LOCKSTAT, &lockStat);
// Unlock the Unit if Locked
if (lockStat == CSL_MEMPROT_LOCKSTAT_LOCK) {
    status = CSL_memprotHwControl(hmpL2, CSL_MEMPROT_CMD_UNLOCK, key);
}
...
```

## 23.2.7 CSL\_memprotGetHwStatus

<b>CSL_Status</b>	<b>CSL_memprotGetHwStatus</b>	(	<a href="#"><u>CSL_MemprotHandle</u></a>	<i>hMemprot,</i>
			<a href="#"><u>CSL_MemprotHwStatusQuery</u></a>	<i>query,</i>
			<b>void *</b>	<i>response</i>
		)		

### Description

This function is used to read the current module configuration, status flags and the value present associated registers. User should allocate memory for the said data type and pass its pointer as

an unadorned void\* argument to the status query call. For details about the various status queries supported and the associated data structure to record the response, refer to CSL\_MemprotHwStatusQuery.

### Arguments

hMemprot	Handle to the MEMPROT instance
query	The query to this API of MEMPROT which indicates the status to be returned.
response	Placeholder to return the status.

### Return Value

CSL\_Status

- CSL\_SOK - Status info return successful.
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVQUERY - Invalid query
- CSL\_ESYS\_INVPARAMS - Invalid parameter

### Pre Condition

Both CSL\_memprotInit() and CSL\_memprotOpen() must be called successfully in order before calling CSL\_memprotGetHwStatus(). For the argument type that can be void\* casted and passed with a particular command refer to CSL\_MemprotHwStatusQuery.

### Post Condition

None

### Modifies

Third parameter "response" value

### Example

```
#define PAGE_ATTR 0xFFFF0

Uint16 pageAttrTable[10] = {PAGE_ATTR, PAGE_ATTR, PAGE_ATTR, PAGE_ATTR,
                             PAGE_ATTR, PAGE_ATTR, PAGE_ATTR,
                             PAGE_ATTR, PAGE_ATTR, PAGE_ATTR};

Uint32 key[2] = {0x11223344, 0x55667788};
CSL_MemprotObj      mpL2Obj;
CSL_MemprotHandle   hmpL2;
CSL_Status           status;
CSL_MemprotHwSetup  L2MpSetup;
CSL_MemprotLockStatus lockStat;

// Initializing the module
CSL_memprotInit(NULL);

// Opening the Handle for the L2
hmpL2 = CSL_memprotOpen(&mpL2Obj, CSL_MEMPROT_L2, NULL, &status);
L2MpSetup.memPageAttr = pageAttrTable;
L2MpSetup.numPages = 10;
L2MpSetup.key = key;
```

```
// Do Setup for the L2 Memory protection/
CSL_memprotHwSetup(hmpL2,&L2MpSetup);

// Query Lock Status
CSL_memprotGetHwStatus(hmpL2,CSL_MEMPROT_QUERY_LOCKSTAT,&lockStat);
...
```

## 23.2.8 CSL\_memprotGetBaseAddress

```
CSL_Status CSL_memprotGetBaseAddress( CSL_InstNum          memprotNum,
                                     CSL\_MemprotParam *  pMemprotParam,
                                     CSL\_MemprotBaseAddress * pBaseAddress
                                     )
```

### Description

Function to get the base address of the peripheral instance. This function is used for getting the base address of the peripheral instance. This function will be called inside the CSL\_memprotOpen() function call. This function is open for re-implementing if the user wants to modify the base address of the peripheral object to point to a different location and there by allow CSL initiated write/reads into peripheral. MMRs go to an alternate location.

### Arguments

memprotNum	Specifies the instance of the memprot to be opened.
pMemprotParam	Module specific parameters.
pBaseAddress	Pointer to base address structure containing base address details.

### Return Value

CSL\_Status

- CSL\_SOK - Successfull on getting the base address of MEMPROT.
- CSL\_ESYS\_FAIL - The instance number is invalid.
- CSL\_ESYS\_INVPARAMS - Invalid parameter.

### Pre Condition

None

### Post Condition

Base address structure is populated.

### Modifies

1. The status variable
2. Base address structure is modified.

### Example

```
CSL_Status          status;
```

---

```
CSL_MemprotBaseAddress  baseAddress;

...
status = CSL_memprotGetBaseAddress(CSL_MEMPROT_L2, NULL,
                                   &baseAddress);
...
```

## 23.3 Data Structures

This section lists the data structures available in the MEMPROT module.

### 23.3.1 CSL\_MemprotObj

#### Detailed Description

This object contains the reference to the instance of memory Protection Module opened using the CSL\_memprotOpen(). A pointer to this object is passed to all Memory Protection CSL APIs.

#### Field Documentation

##### CSL\_InstNum CSL\_MemprotObj::modNum

This is the instance of module number i.e. L2/L1D/L1P/CONFIG

##### [CSL\\_MemprotRegsOnly](#) CSL\_MemprotObj::regs

This is a pointer to the memory protection registers of the module for which memory protection is requested.

### 23.3.2 CSL\_MemprotContext

#### Detailed Description

Module specific context information. Present implementation doesn't have any Context information.

#### Field Documentation

##### UInt16 CSL\_MemprotContext::contextInfo

Context information of Memory Protection. The declaration is just a placeholder for future implementation.

### 23.3.3 CSL\_MemprotHwSetup

#### Detailed Description

This is the setup structure used with the HwSetup API.

#### Field Documentation

##### UInt32\* CSL\_MemprotHwSetup::key

This should point to an array of 2 32 bit elements (constituting the key)

##### UInt16\* CSL\_MemprotHwSetup::memPageAttr

This should point to a table of memory page attributes

##### UInt16 CSL\_MemprotHwSetup::numPages

This is the number of pages which need to be programmed starting from 0

### 23.3.4 CSL\_MemprotBaseAddress

#### Detailed Description

This will have the base-address information for the module instance.



---

**Field Documentation****[CSL\\_MemprotRegsOvly](#) CSL\_MemprotBaseAddress::regs**

Base-address of the memory protection registers

**23.3.5 CSL\_MemprotFaultStatus****Detailed Description**

This will be used to query the memory fault status.

**Field Documentation****UInt32 CSL\_MemprotFaultStatus::addr**

Memory Protection Fault Address

**CSL\_BitMask16 CSL\_MemprotFaultStatus::errorMask**

Bit Mask of the Errors

**UInt16 CSL\_MemprotFaultStatus::fid**

Faulted ID

**23.3.6 CSL\_MemprotPageAttr****Detailed Description**

This will be used to set/query the memory page attributes.

**Field Documentation****CSL\_BitMask16 CSL\_MemprotPageAttr::attr**

Memory Protection Page attributes

**UInt16 CSL\_MemprotPageAttr::page**

Memory Protection Page number

**23.3.7 CSL\_MemprotParam****Detailed Description**

This is module specific parameter. Present implementation of Memprot CSL doesn't have any module specific parameters.

**Field Documentation****CSL\_BitMask16 CSL\_MemprotParam::flags**

Bit mask to be used for module specific parameters. The declaration is just a placeholder for future implementation. Passed as an argument to CSL\_memprotOpen().

## 23.4 Enumerations

This section lists the enumerations available in the MEMPROT module.

### 23.4.1 CSL\_MemprotHwStatusQuery

#### **enum CSL\_MemprotHwStatusQuery**

Enumeration for queries passed to *CSL\_memprotGetHwStatus()*.

This is used to get the status of different operations or the current register settings.

#### **Enumeration values:**

<i>CSL_MEMPROT_QUERY_FAULT</i>	Gets the fault status from the unit. <b>Parameters:</b> ( <i>CSL_MemprotFaultStatus *</i> )
<i>CSL_MEMPROT_QUERY_PAGEATTR</i>	Get the memory protection page attributes. <b>Parameters:</b> ( <i>CSL_MemprotPageAttr *</i> )
<i>CSL_MEMPROT_QUERY_LOCKSTAT</i>	Memory protection Lock status. <b>Parameters:</b> ( <i>CSL_MemprotLockStatus *</i> )

### 23.4.2 CSL\_MemprotHwControlCmd

#### **enum CSL\_MemprotHwControlCmd**

Enumeration for commands passed to *CSL\_memprotHwControl()*.

This is used to select the commands to control the operations in the Module.

#### **Enumeration values:**

<i>CSL_MEMPROT_CMD_LOCK</i>	Locks the Memory Protection Unit (command argument) <b>Parameters:</b> <i>Uint32*</i> (An array of 2 32 bits elements constituting the key))
<i>CSL_MEMPROT_CMD_UNLOCK</i>	Unlocks the Memory Protection Unit (command argument) <b>Parameters:</b> <i>Uint32*</i> (An array of 2 32 bits elements constituting the key))
<i>CSL_MEMPROT_CMD_PAGEATTR</i>	Sets the page attributes <b>Parameters:</b> ( <i>CSL_MemprotPageAttr*</i> )

### 23.4.3 CSL\_MemprotLockStatus

#### **enum CSL\_MemprotLockStatus**

Enumeration for queried lock status.

---

**Enumeration values:**

CSL\_MEMPROT\_LOCKSTAT\_LOCK  
CSL\_MEMPROT\_LOCKSTAT\_UNLOCK

Non secure Lock  
Non secure UnLock

---

## 23.5 Macros

**#define CSL\_MEMPROT\_MEMACCESS\_AID0 0x0400**  
Allowed ID '0'

**#define CSL\_MEMPROT\_MEMACCESS\_AID1 0x0800**  
Allowed ID '1'

**#define CSL\_MEMPROT\_MEMACCESS\_AID2 0x1000**  
Allowed ID '2'

**#define CSL\_MEMPROT\_MEMACCESS\_AID3 0x2000**  
Allowed ID '3'

**#define CSL\_MEMPROT\_MEMACCESS\_AID4 0x4000**  
Allowed ID '4'

**#define CSL\_MEMPROT\_MEMACCESS\_AID5 0x8000**  
Allowed ID '5'

**#define CSL\_MEMPROT\_MEMACCESS\_EXT 0x0200**  
External Allowed ID. VBus requests with PrivID >= '6' are permitted if access type is allowed

**#define CSL\_MEMPROT\_MEMACCESS\_LOCAL 0x0100**  
Local Access

**#define CSL\_MEMPROT\_MEMACCESS\_SR 0x0020**  
Supervisor Read permission

**#define CSL\_MEMPROT\_MEMACCESS\_SW 0x0010**  
Supervisor Write permission

**#define CSL\_MEMPROT\_MEMACCESS\_SX 0x0008**  
Supervisor Execute permission

**#define CSL\_MEMPROT\_MEMACCESS\_UR 0x0004**  
User Read permission

**#define CSL\_MEMPROT\_MEMACCESS\_UW 0x0002**  
User Write permission

**#define CSL\_MEMPROT\_MEMACCESS\_UX 0x0001**  
User Execute permission

---

## 23.6 Typedefs

**typedef volatile CSL\_Memprotl2RegsOvly CSL\_MemprotRegsOvly**  
Pointer to the L2 memory protection overlay registers

**typedef CSL\_MemprotObj \* CSL\_MemprotHandle**  
MEMPROT handle.

**typedef void CSL\_MemprotConfig**  
Dummy structure.

---

## Chapter 24

### PWRDWN Module

---

---

---

#### Topics

<a href="#"><u>24. 1 Overview</u></a>
---------------------------------------

<a href="#"><u>24. 2 Functions</u></a>
--

<a href="#"><u>24. 3 Data Structures</u></a>
--

<a href="#"><u>24. 4 Enumerations</u></a>
---

<a href="#"><u>24. 5 Typedefs</u></a>
---------------------------------------

---

## **24.1 Overview**

This chapter describes the Functions, Data Structures, Enumerations and Macros within PWRDWN module.

The power-down controller allows software-driven power-down management for all of the C64x+ megamodule components. The CPU can power-down part or all of the C64x+ megamodule through the power-down controller based on its own execution thread or in response to an external stimulus from a host or global controller. These power-down features can be used to design systems for lower overall system power requirements.

## 24.2 Functions

This section lists the functions available in the PWRDWN module.

### 24.2.1 CSL\_pwrdownInit

**CSL\_Status** CSL\_pwrdownInit ( [CSL\\_PwrdownContext](#) \* *pContext* )

#### Description

CSL\_pwrdownInit(..) initializes the PWRDWN module. The function must be called before calling any other API from this CSL. This function does not modify any registers or check status. It returns status CSL\_SOK. It has been kept for future use.

#### Arguments

pContext	Pointer to module-context. As PWRDWN doesn't have any context based information user is expected to pass NULL.
----------	--

#### Return Value

CSL\_Status

- CSL\_SOK - Always returns

#### Pre Condition

None

#### Post Condition

None

#### Modifies

None

#### Example

```
...
if (CSL_SOK != CSL_pwrdownInit(NULL)) {
    return;
}
...
```

### 24.2.2 CSL\_pwrdownOpen

[CSL\\_PwrdownHandle](#) CSL\_pwrdownOpen ( [CSL\\_PwrdownObj](#) \* *pPwrdownObj*,  
CSL\_InstNum *pwrdownNum*,  
[CSL\\_PwrdownParam](#) \* *pPwrdownParam*,  
CSL\_Status \* *pStatus*  
)



---

**Description**

This function populates the peripheral data object for the PWRDWN instance and returns a handle to the instance. The open call sets up the data structures for the particular instance of PWRDWN device. The device can be re-opened anytime after it has been normally closed, if so required. The handle returned by this call is input as an essential argument for rest of the APIs described for this module.

**Arguments**

<i>pPwrdownObj</i>	Pointer to PWRDWN object.
<i>pwrdownNum</i>	Instance of pwrdown CSL to be opened.
<i>pPwrdownParam</i>	Module specific parameters
<i>pStatus</i>	Status of the function call

**Return Value**

CSL\_pwrdownHandle

- Valid pwrdown handle will be returned if status value is equal to CSL\_SOK.

**Pre Condition**

CSL\_pwrdownInit() must be called prior to this call.

**Post Condition**

- The status is returned in the status variable. If status returned is
  - CSL\_SOK - Valid pwrdown handle is returned
  - CSL\_ESYS\_FAIL - The pwrdown instance is invalid
  - CSL\_ESYS\_INVPARAMS - Invalid Parameter

- Pwrdown object structure is populated.

**Modifies**

- The status variable
- pwrdown object structure

**Example**

```

CSL_PwrdownObj    pwrObj;
CSL_PwrdownHandle hPwr;
CSL_Status        status;

// Init Module
...
if (CSL_pwrdownInit(NULL) != CSL_SOK)
    exit (0);

// Opening a handle for the Module
hPwr = CSL_pwrdownOpen(&pwrObj, CSL_PWRDWN, NULL, &status);

// Setup the arguments for the Config structure
...

```

## 24.2.3 CSL\_pwrdownClose

**CSL\_Status** **CSL\_pwrdownClose** ( [CSL\\_PwrdownHandle](#) *hPwrdown* )

### Description

This function closes the specified instance of pwrdown.

### Arguments

*hPwrdown*                      Handle to the PWRDWN instance

### Return Value

CSL\_Status

- CSL\_SOK - Close successful
- CSL\_ESYS\_BADHANDLE - Invalid handle

### Pre Condition

CSL\_pwrdownInit(), CSL\_pwrdownOpen() must be opened prior to this call.

### Post Condition

The PWRDWN CSL APIs can not be called until the PWRDWN CSL is reopened again using CSL\_pwrdownOpen()

### Modifies

CSL\_pwrdownObj structure values

### Example:

```
CSL_PwrdownObj    pwrObj;
CSL_PwrdownHandle hPwr;
CSL_Status        status;

// Init Module
...
if (CSL_pwrdownInit(NULL) != CSL_SOK)
    exit (0);

// Opening a handle for the Module
hPwr = CSL_pwrdownOpen(&pwrObj, CSL_PWRDWN, NULL, &status);

// Setup the arguments fof the Config structure
...
// Close
status = CSL_pwrdownClose(hPwr);
...
```

## 24.2.4 CSL\_pwrdownHwSetup

**CSL\_Status** **CSL\_pwrdownHwSetup** ( [CSL\\_PwrdownHandle](#) *hPwrdown*,  
[CSL\\_PwrdownHwSetup](#) \* *setup* )

)

### Description

It configures the PWRDWN instance registers as per the values passed in the hardware setup structure.

### Arguments

hPwrdsn	Handle to the pwrdsn instance
setup	Pointer to hardware setup structure

### Return Value

CSL\_Status

- CSL\_SOK - Hardware setup successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Hardware structure is not properly initialized

### Pre Condition

CSL\_pwrdsnInit(), CSL\_pwrdsnOpen() must be opened prior to this call.

### Post Condition

PWRDWN registers instance will be setup according to value passed.

### Modifies

PWRDWN hardware registers

### Example:

```

CSL_PwrdsnObj      pwrObj;
CSL_PwrdsnHwSetup  pwrSetup;
CSL_PwrdsnHandle   hPwr;
CSL_Status          status;

// Init Module
...
if (CSL_pwrdsnInit(NULL) != CSL_SOK)
    exit (0);
// Opening a handle for the Module
hPwr = CSL_pwrdsnOpen(&pwrObj, CSL_PWRDWN, NULL, &status);

// Setup the arguments for the Setup structure
...

// Setup
status = CSL_pwrdsnHwSetup(hPwr, &pwrSetup);

// Close handle
CSL_pwrdsnClose(hPwr);
...

```

## 24.2.5 CSL\_pwrdownGetHwSetup

```
CSL_Status CSL_pwrdownGetHwSetup ( CSL\_PwrdownHandle      hPwrdown,
                                   CSL\_PwrdownHwSetup * setup
                                   )
```

### Description

It retrieves the hardware setup parameters.

### Arguments

<i>hPwrdown</i>	Handle to the PWRDWN instance
<i>setup</i>	Pointer to hardware setup structure

### Return Value

CSL\_Status

- CSL\_SOK - Hardware setup retrieved
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - The param passed is invalid

### Pre Condition

CSL\_pwrdownInit(), CSL\_pwrdownOpen() must be opened prior to this call.

### Post Condition

The hardware set up structure will be populated with values from the registers.

### Modifies

Second parameter "setup"

### Example

```
CSL_PwrdownObj      pwrObj;
CSL_PwrdownHwSetup  pwrSetup, querySetup;
CSL_PwrdownHandle   hPwr;
CSL_Status           status;
// Init Module
...
if (CSL_pwrdownInit(NULL) != CSL_SOK)
    exit (0);
// Opening a handle for the Module
hPwr = CSL_pwrdownOpen(&pwrObj, CSL_PWRDWN, NULL, &status);

// Setup the arguments for the Setup structure
...

// Setup
CSL_pwrdownHwSetup(hPwr, &pwrSetup);

// Query Setup
status = CSL_pwrdownGetHwSetup(hPwr, &querySetup);

// Close handle
```

---

```
CSL_pwrdownClose(hPwr);
...
```

## 24.2.6 CSL\_pwrdownGetHwStatus

```
CSL_Status CSL_pwrdownGetHwStatus ( CSL\_PwrdownHandle      hPwrdown,
                                     CSL\_PwrdownHwStatusQuery query,
                                     void *                      response
                                   )
```

### Description

This function is used to get the value of various parameters of the PWRDWN instance. The value returned depends on the query passed.

### Arguments

<i>hPwrdown</i>	Handle to the PWRDWN instance
<i>query</i>	Query to be performed
<i>response</i>	Pointer to buffer to return the data requested by the query passed

### Return Value

CSL\_Status

- CSL\_SOK - Successful completion of the query
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVQUERY - Query command not supported
- CSL\_ESYS\_INVPARAMS - Invalid Parameters.

### Pre Condition

CSL\_pwrdownInit(), CSL\_pwrdownOpen() must be opened prior to this call.

### Post Condition

Data requested by the query is returned through the variable "response".

### Modifies

The input argument "response" is modified.

### Example:

```
CSL_PwrdownObj      pwrObj;
CSL_PwrdownHwSetup  pwrSetup;
CSL_PwrdownHandle   hPwr;
CSL_Status          status;
CSL_PwrdownPortData pageSleep;

pageSleep.portNum = 0x0;

// Init Module
...
```

```

if (CSL_pwrdsnInit(NULL) != CSL_SOK)
    exit(0);
// Opening a handle for the Module
hPwr = CSL_pwrdsnOpen (&pwrObj, CSL_PWRDSN, NULL, &status);

// Setup the arguments for the Setup structure
...

// Setup
CSL_pwrdsnHwSetup(hPwr, &pwrSetup);

// Hw Status Query
status = CSL_pwrdsnGetHwStatus( hPwr,
                                CSL_PWRDSN_QUERY_PAGE0_STATUS,
                                &pageSleep
                                );

// Close handle
CSL_pwrdsnClose(hPwr);
...

```

### 24.2.7 CSL\_pwrdownHwSetupRaw

```
CSL_Status CSL_pwrdwnHwSetupRaw ( CSL\_PwrdwnHandle hPwrdwn,  
                                   CSL\_PwrdwnConfig * config  
                                   )
```

### Description

This function initializes the device registers with the register-values provided through the config data structure. This configures registers based on a structure of register values, as compared to HwSetup, which configures registers based on structure of bit field values

## Arguments

hPwrDwn	Pointer to the object that holds reference to the instance of PWRDWN requested after the call
config	Pointer to the config structure containing the device register values

### Return Value

## CSL Status

- CSL\_SOK - Configuration successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Configuration structure pointer is not properly initialized

### Pre Condition

CSL\_pwrdownInit(), CSL\_pwrdownOpen() must be opened prior to this call.

### Post Condition

The registers of the specified PWRDWN instance will be setup according to the values passed through the config structure.

**Modifies**

Hardware registers of the specified PWRDWN instance

**Example**

```
CSL_PwrdsnObj      pwrObj;
CSL_Status          status;
CSL_PwrdsnConfig   pwrConfig;
CSL_PwrdsnHandle    hPwr;
// Init Module
...
if (CSL_pwrdsnInit(NULL) != CSL_SOK)
    exit (0);
// Opening a handle for the Module
hPwr = CSL_pwrdsnOpen(&pwrObj, CSL_PWRDWN, NULL, &status);

// Setup the arguments for the Config structure
...

// Setup
status = CSL_pwrdsnHwSetupRaw(hPwr, &pwrConfig);

// Close handle
CSL_pwrdsnClose(hPwr);
...
```

## 24.2.8 CSL\_pwrdsnHwControl

```
CSL_Status CSL_pwrdsnHwControl ( CSL\_PwrdsnHandle          hPwrdsn,
                                CSL\_PwrdsnHwControlCmd       cmd,
                                void *                          arg
                                )
```

**Description**

This function performs various control operations on the PWRDWN instance based on the command passed.

**Arguments**

hPwrdsn	Handle to the PWRDWN instance
cmd	Operation to be performed on the PWRDWN
arg	Argument specific to the command

**Return Value**

CSL\_Status

- CSL\_SOK - Command execution successful
- CSL\_ESYS\_INVCMD - Invalid command
- CSL\_ESYS\_BADHANDLE - Invalid handle

- 
- CSL\_ESYS\_INVPARAMS - Invalid Parameter

**Pre Condition**

CSL\_pwrdownInit(), CSL\_pwrdownOpen() must be opened prior to this call

**Post Condition**

Registers of the PWRDWN instance are configured according to the command and the command arguments. The command determines which registers are modified.

**Modifies**

Registers determined by the command

**Example**

```

CSL_PwrdownObj      pwrObj;
CSL_PwrdownHwSetup  pwrSetup;
CSL_PwrdownHandle    hPwr;
CSL_PwrdownPortData  pageSleep;
CSL_Status           status;

// Init Module
...
if (CSL_pwrdownInit(NULL) != CSL_SOK)
    exit (0);
// Opening a handle for the Module
hPwr = CSL_pwrdownOpen(&pwrObj, CSL_PWRDWN, NULL, &status);

// Setup the arguments for the Setup structure
...

// Setup
CSL_pwrdownHwSetup(hPwr, &pwrSetup);

// Hw Control
pageSleep.portNum = 0x1;
pageSleep.data = 0x0;

status = CSL_pwrdownHwControl(hPwr,
                               CSL_PWRDWN_CMD_PAGE0_SLEEP,
                               &pageSleep
                               );

// Close handle
CSL_pwrdownClose(hPwr);
...

```

## 24.2.9 CSL\_pwrdownGetBaseAddress

```

CSL_Status CSL_pwrdownGetBaseAddress ( CSL_InstNum      pwrdownNum,
                                       CSL\_PwrdownParam * pPwrdownParam,
                                       CSL\_PwrdownBaseAddress * pBaseAddress
                                       )

```



---

**Description**

This function gets the base address of the given pwrdown instance.

**Arguments**

<code>pwrdownNum</code>	Specifies the instance of the pwrdown to be opened.
<code>pPwrdownParam</code>	pwrdown module specific parameters.
<code>pBaseAddress</code>	Pointer to base address structure containing base address details.

**Return Value**

`CSL_Status`

- `CSL_SOK` - Successfull on getting the base address of PWRDWN.
- `CSL_ESYS_FAIL` - pwrdown instance is not available.
- `CSL_ESYS_INVPARAMS` - Invalid parameter.

**Pre Condition**

None

**Post Condition**

Base address structure is populated.

**Modifies**

1. The status variable
2. Base address structure is modified.

**Example**

```

CSL_Status      status;
CSL_PwrdownBaseAddress  baseAddress;
...
status = CSL_pwrdownGetBaseAddress(CSL_PWRDWN, NULL,
                                   &baseAddress) ;
...

```

## 24.3 Data Structures

This section lists the data structures available in the PWRDWN module.

### 24.3.1 CSL\_PwrdownObj

#### Detailed Description

This object contains the reference to the instance of PWRDWN opened using the CSL\_pwrdownOpen().

#### Field Documentation

##### **CSL\_InstNum CSL\_PwrdownObj::instNum**

This is the instance of PWRDWN being referred to by this object

##### **CSL\_L2pwrdownRegsOvly CSL\_PwrdownObj::l2pwrdownRegs**

This is a pointer to the registers of the instance of L2 PWRDWN referred to by this object

##### **CSL\_PdcRegsOvly CSL\_PwrdownObj::pdcRegs**

This is a pointer to the registers of the instance of PDC referred to by this object

### 24.3.2 CSL\_PwrdownConfig

#### Detailed Description

The config-structure.Used to configure the PWRDWN using CSL\_pwrdownHwSetupRaw(..).This is a structure of register values, rather than a structure of register field values like CSL\_PwrdownHwSetup

#### Field Documentation

##### **UInt32 CSL\_PwrdownConfig::L2PDSLEEP0**

Per page manual sleep for port0

##### **UInt32 CSL\_PwrdownConfig::L2PDSLEEP1**

Per page manual sleep for port1

##### **UInt32 CSL\_PwrdownConfig::L2PDWAKE0**

Per page manual awake for port0

##### **UInt32 CSL\_PwrdownConfig::L2PDWAKE1**

Per page manual awake for port1

##### **UInt32 CSL\_PwrdownConfig::PDCCMD**

Power down command register

### 24.3.3 CSL\_PwrdownContext

#### Detailed Description

Module specific context information. Present implementation doesn't have any Context information.

---

**Field Documentation**
**Uint16 CSL\_PwrdownContext::contextInfo**

Context information of PWRDWN. The declaration is just a placeholder for future implementation. This is a Dummy.

## 24.3.4 CSL\_PwrdownHwSetup

**Detailed Description**

This has all the fields required to configure PWRDWN at Power Up (After a Hardware Reset) or a Soft Reset. This structure is used to setup or obtain existing setup of PWRDWN using *CSL\_pwrdownHwSetup()* and *CSL\_pwrdownGetHwSetup()* functions respectively.

**Field Documentation**
**Bool CSL\_PwrdownHwSetup::idlePwrdown**

Idle powerdown

**[CSL\\_PwrdownL2Manual\\*](#) CSL\_PwrdownHwSetup::manualPwrdown**

Manual power down setup

## 24.3.5 CSL\_PwrdownParam

**Detailed Description**

Module specific parameters. None in this implementation.

**Field Documentation**
**void\* CSL\_PwrdownParam::futureUse**

Perhaps useful for future use

## 24.3.6 CSL\_PwrdownBaseAddress

**Detailed Description**

This will have the base-address information for the module instance.

**Field Documentation**
**CSL\_L2pwrdownRegsOvly CSL\_PwrdownBaseAddress::l2pwrdownRegs**

Base-address of the L2 Powerdown registers

**CSL\_PdcRegsOvly CSL\_PwrdownBaseAddress::regs**

Base-address of the PDC registers

## 24.3.7 CSL\_PwrdownPortData

**Detailed Description**

This will have the port specific information. It contains port number and data used in *CSL\_pwrdownGetHwStatus()* and *CSL\_pwrdownHwControl()*

**Field Documentation**
**Bool CSL\_PwrdownPortData::portNum**

Port number

---

**CSL\_BitMask8 CSL\_PwrdownPortData::data**  
8-bit mask

## **24.3.8 CSL\_PwrdownL2Manual**

### **Detailed Description**

The manual powerdown setup structure.

### **Field Documentation**

**CSL\_BitMask8 CSL\_PwrdownL2Manual::port0PageSleep**  
Bitmask of the pages that need to be put to sleep on UMAP0

**CSL\_BitMask8 CSL\_PwrdownL2Manual::port0PageWake**  
Bitmask of the pages that need to be woken on UMAP0

**CSL\_BitMask8 CSL\_PwrdownL2Manual::port1PageSleep**  
Bitmask of the pages that need to be put to sleep on UMAP1

**CSL\_BitMask8 CSL\_PwrdownL2Manual::port1PageWake**  
Bitmask of the pages that need to be woken on UMAP1

## 24.4 Enumerations

This section lists the enumerations available in the PWRDWN module.

### 24.4.1 CSL\_PwrdownHwStatusQuery

#### **enum CSL\_PwrdownHwStatusQuery**

Default values for the config-structure Enumeration for queries passed to *CSL\_pwrdownGetHwStatus()*. This is used to get the status of different operations or to get the existing setup of PWRDWN.

#### **Enumeration values:**

<i>CSL_PWRDWN_QUERY_PAGE0_STATUS</i>	Gets the page0 sleep status <b>Parameters:</b> ( <i>CSL_PwrdownPortData *</i> )
<i>CSL_PWRDWN_QUERY_PAGE1_STATUS</i>	Gets the page1 sleep status <b>Parameters:</b> ( <i>CSL_PwrdownPortData *</i> )

### 24.4.2 CSL\_PwrdownHwControlCmd

#### **enum CSL\_PwrdownHwControlCmd**

Enumeration for queries passed to *CSL\_pwrdownHwControl()*. This is used to select the commands to control the operations existing setup of PWRDWN. The arguments to be passed with each enumeration if any are specified next to the enumeration.

#### **Enumeration values:**

<i>CSL_PWRDWN_CMD_PAGE0_SLEEP</i>	Manual power down, port0 or port1, page0 sleep <b>Parameters:</b> ( <i>CSL_PwrdownPortData *</i> )
<i>CSL_PWRDWN_CMD_PAGE1_SLEEP</i>	Manual power down, port0 or port1, page1 sleep <b>Parameters:</b> ( <i>CSL_PwrdownPortData *</i> )
<i>CSL_PWRDWN_CMD_PAGE0_WAKE</i>	Manual power down, port0 or port1, page0 wake <b>Parameters:</b> ( <i>CSL_PwrdownPortData *</i> )
<i>CSL_PWRDWN_CMD_PAGE1_WAKE</i>	Manual power down, port0 or port1, page1 wake <b>Parameters:</b> ( <i>CSL_PwrdownPortData *</i> )

---

## 24.5 Typedefs

**typedef CSL\_PwrdownObj \* CSL\_PwrdownHandle**

Pointer to the powerdown object. This handle contains the reference to the instance of PWRDWN opened CSL\_pwrdownOpen().

---

## Chapter 25 TSC Module

---

---

---

### Topics

<a href="#"><u>25. 1 Overview</u></a>
---------------------------------------

<a href="#"><u>25. 2 Functions</u></a>
--

---

## 25.1 Overview

This chapter describes the Functions within TSC module.

Time Stamp Counter is a free running 64-bit CPU counter that advances each CPU clock after counting is enabled. The counter is accessed using two 32-bit read-only control registers, Time Stamp Counter Registers – Low (TSCL) and Time Stamp Counter Registers – High (TSCH). The counter is enabled by writing to TSCL. The value written is ignored. Once enabled, counting cannot be disabled under program control. Counting is disabled in the following cases:

- After exiting the reset state.
- When the CPU is fully powered down.



## 25.2 Functions

This section lists the functions available in the TSC module.

### 25.2.1 CSL\_tscEnable

**void CSL\_tscEnable** ( void )

#### Description

This API enables the 64 bit time stamp counter. Time Stamp Counter stops only upon Reset or Power down. When time stamp counter is enabled (following a reset or power down of the CPU) it will initialize to 0 and starts incrementing once per CPU cycle. The reset time stamp counter operation is not allowed.

#### Arguments

None

#### Return Value

None

#### Pre Condition

None

#### Post Condition

Time Stamp Counter value starts incrementing.

#### Modifies

None

#### Example

```
...
CSL_tscEnable();
...
```

### 25.2.2 CSL\_tscRead

**CSL\_Uint64 CSL\_tscRead** ( void )

#### Description

Reads the 64-bit Time Stamp Counter and returns the 64 bit counter value.

#### Arguments

None

#### Return Value

CSL\_Uint64

- 64 Bit Time Stamp Counter Value

#### Pre Condition

The Time Stamp Counter must be successfully enabled via *CSL\_tscEnable ()* before calling this function.

---

**Post Condition**

None

**Modifies**

None

**Example**

```
CSL_Uint64      counterVal;  
...  
CSL_tscEnable();  
counterVal  = CSL_tscRead ();  
...
```