

# ARM Cortex-A15 Bare-Mental Big-Endian CCS Project Operation Guide

## 1. Environment Requirements


### 1.1 Download the Latest Version of CCS

Due to ARM Cortex-A15 need to be compiled by GCCv4.7.x or CL470v5.x.x, which need CCS supports these versions of compilers and relative hardware targets, user should use the CCS v5.4.0.00091 or higher version, (can get from [http://processors.wiki.ti.com/index.php/Download\\_CCS](http://processors.wiki.ti.com/index.php/Download_CCS))

### 1.2 Install TCI6638 EVM USB to COM Driver and Hardware Configuration

Due to the TCI6638 EVM have the ftdi chip to convert the COM to USB interface, we need to download and install the ftdi drivers on the PC side to use the COM port. You should download and install the driver from the following link:


<http://www.ftdichip.com/Drivers/D2XX.htm>



Operating System	Release Date	Processor Architecture							Comments
		x86 (32-bit)	x64 (64-bit)	PPC	ARM	MIPSII	MIPSIV	SH4	
Windows*	2013-02-20	<a href="#">2.08.28</a>	<a href="#">2.08.28</a>	-	-	-	-	2.08.28 WHQL Certified Available as setup executable <a href="#">Release Notes</a>	
Linux	2012-06-29	<a href="#">1.1.12</a>	<a href="#">1.1.12</a>	-	1.1.12 Suitable for Raspberry Pi	-	-	<a href="#">ReadMe</a>	


Choose the latest Windows version to download and install, e.g: “CDM 2.08.28 WHQL Certified.7z”

Connect the USB cable before power on the EVM board:



There are 2 mini-USB ports, the one on the mezzanine board is the USB XDS200 Emulator cable, the one on the main EVM board is the USB-COM cable. Make sure to connect 2 USB cables on your PC.


Before we power on the EVM, please make sure the boot DIP pins on EVM in the position like:




This makes the board in “no boot” mode for running U-boot through CCS.

Power on the EVM and the driver of the Emulator and USB-COM will be installed on your PC.


If the USB-COM drivers are correctly installed, you should find 2 more items were shown in your device manager:



Then open the hyper-terminal tool (we use TeraTerm as example) to create 2 sessions on your PC:



After we created 2 sessions, you will see the terminals such as:



The one which started with “BMC>” is the control port to configure the boot mode pins of TCI6638, the most used command of BMC is listed as follow:

`setboot`: print the current boot mode

`setboot 00100001` or `00112005`: set the boot mode, 00100001: no boot (for running u-boot on CCS); 00112005: SPI flash boot (for booting u-boot on SPI flash)

`fullrst`: full reset to make the boot mode change take effect.



Please note that the DIP switch only takes effect on the first power on when connecting the power cable, other boot modes can be decided by the “setboot” commands on BMC and take effect after the command “fullrst”.

If you change the boot mode by using the BMC command, the boot mode will change back to the value of the DIP switch after you disconnect then connect the power cable.



For more information about the boot mode DIP switch and the BMC encoding, please refer to the section “Appendix”

## 2. Import CCS Projects


Click “File” and “Import”, choose “Existing CCS Eclipse Projects” and click “Next”:





Then choose the project path:



After importing the project, you can see this project in the “Project Explorer” windows, you should change relative project link path, include path environmental variables to your PC environment:





Then clean the project and build the project again, if the configuration is correct, it should pass and build the executable:




### 3. Create CCXML Configuration File


Create a new CCXML configuration file and choose the expected name and location:




Choose the target "TCI6638K2K" and then click "Target Configurations":



Choose DSP Core0 and select the related GEL file for DSP target:




Choose the ARM Core0 and select the relative GEL file for ARM target and then save the CCXML configuration file:



## 4. Modify the GEL File

In Gel file “ARM\_MMU\_Setup\_BigEndian.gel”, it will use some dat file which includes the dat file path in the gel file, you should modify the dat file path to your actual path on your PC.





```
247 //GEL_MemorySave(startAddress, page, length, "fileName"[,io_format][,append][,bitsize][,swap])
248 GEL_MemorySave(TLBO_ADDR, 0, 0x400, "D:\\Texas_Instruments\\Kepler_II_Gel_Files\\A15_mmu_table.dat");
249
250
251 GEL TextOut("MMU table setup completes\n");
```

There will be 4 places contains the dat file path in the gel file, modify all of them and save the gel file.

## 5. Launch the Debug Session and Run Executable


Launch the debug session with the CCXML file which you created previously, then you can see the targets:





After you see the print info on the TeraTerm, we should use the BMC command to change the DSP to BE mode:

```
BMC> setboot 00100000 // Bit0 stands for DSP Endian, 0:BE 1:LE
```


```
BMC> fullrst
```



Then connect the DSP Core0, you will see the DSP in BE mode and GEL takes effect automatically:




Disconnect the ARM Core0, then connect the ARM Core0, you will see ARM in LE and Supervisor mode:




Click “Scripts”->”ARM Boot Cleanup”->”ARM\_BOOT\_CLEANUP”:




You'll see the GEL output:



Then disconnect and reconnect the ARM Core0, you will see the ARM Core now in BE and Monitor mode:



Then you can load your project executable on ARM Core0:



Click “Run” to execute the executable on ARM Core0, you can see the project result on Console window:

CCS Debug - Cortex\_A15\_example\_TICC/pktwire.c - Code Composer Studio

File Edit View Project Tools Run Scripts Window Help

Project Explorer Debug

- Texas Instruments XDS2xx USB Onboard Emulator\_0/C66xx\_6 (Disconnected: Unknown)
- Texas Instruments XDS2xx USB Onboard Emulator\_0/C66xx\_7 (Disconnected: Unknown)
- Texas Instruments XDS2xx USB Onboard Emulator\_0/CortexA15\_1 (Running)
- Texas Instruments XDS2xx USB Onboard Emulator\_0/CortexA15\_3 (Disconnected: Unknown)
- Texas Instruments XDS2xx USB Onboard Emulator\_0/CortexA15\_5 (Disconnected: Unknown)
- Texas Instruments XDS2xx USB Onboard Emulator\_0/CortexA15\_7 (Disconnected: Unknown)

00= Variables Registers Breakpoints

Name	Value	Description
Core Registers		
FIQ_Registers		
Supervisor_Registers		
Abort_Registers		

Memory Browser Disassembly Expressions

No debug context

Enter location here

```

107
108 /*core 0*/
109 void main()
110 {
111     int i;
112     int MMUtestflag = 0;
113
114 #if 0 /* ARM and SoC BE settings */
115
116     *(unsigned int *)0x01000030 = 0x00000000;
117     *(unsigned int *)0x01000034 = 0x00000000;
118     *(unsigned int *)0x01000038 = 0x00000000;
119     *(unsigned int *)0x0100003C = 0x00000000;
120
121     asm ("SETEND BE");
122     asm ("ISB");
123
124 #endif
125
126

```

Console

```

TCI6638_EVM.ccm:CI0
[CortexA15_1] MMU is enabled
----- Non-cache VS Cache Cycle Test Begin -----
non-Dcacheable cycle is 64108
L1D-Cache Accesses = 516
L2D-Cache Access = 46
L1D-Cache Read Misses = 18
L1D-Cache Write Misses = 1
L2D-Cache Read Misses = 31
L2D-Cache write Misses = 15
L1+L2 cacheable cycle is 1587
----- Non-cache VS Cache Cycle Test End -----

```

Problems Progress

0 errors, 2 warnings, 0 others

Description
Warnings (2 items)

Licensed ARM BE SYS Async SEC on MMU Off

# Appendix. TCI6638 EVM Boot Mode DIP and BMC Encoding

## A.1 TCI6638 EVM DIP Switch Reference

These are the bootmodes for the Phase 2 BMC (1.0.1.3[a])

<u>DIPSW</u>	<u>Title</u>	<u>Boot Value(hex)</u>	<u>Comments</u>
0000	Default	0x00110CE7	This setting should be the default bootmode for each board. For K2X, this is expected to be (and is currently) ARM NAND.
0001	JTAG	0x00100001	This setting should be the default JTAG mode for each mode. This mode is sleep w/o no PLLs.
0010	ARM SPI	0x00112005	(These will be DSP on a no-ARM device)
0011	ARM I2C	0x00100003	""
0100	ARM <a href="#">UART</a>	0x00100DEF	"" NOTE: this value is currently incorrect in BMC v1.0.1.2 and will be fixed in v1.0.1.3 and up. (Correct value: 0x00000CEF)
0101	ARM RBL ENET	0x00111CEB	"" , SPI or NAND bootloader will also have ENET boot modes
0110	Reserved	0x001010E1	Right now this is Sleep with Max speed SYS PLL and ARM Bypass. We could use it for 2nd I2C or 2nd SPI config. We could also use it for ARM NAND even for boards where ARM NAND is not the default.
0111	PWR OFF	0x00103EE1	Wait with power off until told what to do by BMC console or AMC MMC command  (Right now this is Sleep with Max speed PLLs)
1000	Reserved	0x001101E7	These should be used for alternate configurations of the default bootloader (in NAND or SPI)  Right now this is DSP NAND
1001	Reserved	0x001010C1	""  Right now this is Sleep with Slow Sys PLL and Bypass ARM PLL
1010	Reserved	0x00112105	""  Right now this is DSP SPI

<u>DIPSW</u>	<u>Title</u>	<u>Boot Value(hex)</u>	<u>Comments</u>
1011	Reserved	0x00100103	"" Right now this is DSP I2C
1100	User Programmable	0x00100DEF	Right now this is DSP <a href="#">UART</a>
1101	User Programmable	0x001111EB	Right now this is DSP RBL ENET
1110	User Programmable	0x00103CC1	Right now this is Sleep w/ slow SYS PLL and slow ARM PLL
1111	User Programmable	N/A	Right now this is HW DBG / BMC Phase 1 mode, this mode will go away to be replaced by commands to enter hardware debug mode.

## A.2 TCI6638 EVM BMC Encoding Reference

The BMC uses an extended boot mode value to encode all the boot configuration values into one 32 bit value. The lower 17 bits of this value matches the 17bit values used in the boot mode description tables.

(Note: Bit 0 value of 0 gives big endian for DSP, and 1 gives little endian for DSP. Also note that the ARMENDIAN bit is opposite of this. ARMENDIAN should always be 0; if ARM big endian operation is desired, the processors endian bit should be changed in SW.)

<u>Bit</u>	<u>Devstat Bit</u>	<u>Config Pin Function</u>	<u>Normal Pin Function</u>	<u>Comments</u>
31	na	na	na	reserved for wait in power off
30	na	na	na	reserved for wait in reset
29	na	na	na	reserved for other BMC SW config
28	na	na	na	reserved for other BMC SW config
27				Reserved for future constant drive config bits
26				Reserved for future constant drive config bits
25		PACLKSEL	PACLKSEL	
24		CORECLKSEL	CORECLKSEL	

<u>Bit</u>	<u>Devstat Bit</u>	<u>Config Pin Function</u>	<u>Normal Pin Function</u>	<u>Comments</u>
23				Reserved for future boot config latched values
22		AVSIFSEL1	TIMI1	Reserved: EVM forces these bits to strap values during reset
21		AVSIFSELO	TIMIO	""
20		DDR3_REMAP_EN	GPIO16	
19		ARM_LENDIAN	GPIO15	0 = little, 1 = is not supported; do in SW
18		MAINPLLODSEL	GPIO14	
17		ARMAVSSHARED	CORESEL3	
16	16	BOOTMODE15	CORESEL2	
15	15	BOOTMODE14	CORESEL1	
14	14	BOOTMODE13	CORESELO	
13	13	BOOTMODE12	GPIO13	
12	12	BOOTMODE11	GPIO12	
11	11	BOOTMODE10	GPIO11	
10	10	BOOTMODE9	GPIO10	
9	9	BOOTMODE8	GPIO9	
8	8	BOOTMODE7	GPIO8	
7	7	BOOTMODE6	GPIO7	
6	6	BOOTMODE5	GPIO6	
5	5	BOOTMODE4	GPIO5	
4	4	BOOTMODE3	GPIO4	
3	3	BOOTMODE2	GPIO3	
2	2	BOOTMODE1	GPIO2	
1	1	BOOTMODE0	GPIO1	
0	0	LENDIAN	GPIO0	

To run a custom boot mode value not available on the dip switch, do the following:

```
BMC> setboot <relative boot mode encodings>
```

```
BMC> fullrst
```