## AM335x DDR3 Software Leveling Program MLO User Guide

User Step:

- 1. Insert the SD card with the MLO inside the FAT32 disk, then booting the board.
- 2. You'll see the output from the console (UARTO) as below.

AM335x DDR3 Software Leveling Version: Beta 2.0 Program Start
Please input the AM335x EMIF Timing Configuration:
AM335x Default EMIF Timing configuration (for StarterKit EVM)
DDR3_EMIF_SDRAM_TIM_1 : 0x0888A39B
DDR3_EMIF_SDRAM_TIM_2 : 0x26337FDA
DDR3_EMIF_SDRAM_TIM_3 : 0x501F830F
DDR3_EMIF_SDRAM_CONFIG : 0x61C04AB2
Your choice: 1 Use the default one: 2 Input your own one

- 3. Set the DDR3 Frequency & EMIF timing parameters:
  - a. If you are doing the software leveling for StarterKit EVM or use the same timing configuration, you can input "1" for the next step.

Your 1	choi	ice:	1.	Use	the	defau	ilt one	; 2.	Input	your	owr	one.			
You	wi11	use	the	Defa	ult	EMIF	Timing	Cont	figura	tion	for	this	software	leveling	program

b. If the default timings are not suitable for your design (most belongs to this case), choose "2" to set your DDR3 frequency & Timing parameters.

When you use the DDR running@303MHz, please input "1"; "2" for running @400MHz. You'll see the confirm information after the choice is made.

Please Choose The DDR3 Frequency: 1. 303MHz; 2. 400MHz. DDR3 Frequency is Set at 400MHz!

Then set the TIMING parameter according to the <u>AM335x DDR register calc tool</u> spreadsheet.

SDRAM_TIM_1							
	reserved[31:29]	REG_T_RP[28:25]	REG_T_RCD[24:21]	REG_T_WR[20:17]	REG_T_RAS[16:12]	REG_T_RC[11:6]	REG_T_RRD[5:3]
Bit field values (hex)	0	5	5	5	D	13	3
Bit field values (binary)	000	0101	0101	0101	01101	010011	011
Register value (hex)							
optimized	0AAAD4DB						
SDRAM_TIM_2							
	reserved[31]	REG_T_XP[30:28]	REG_T_ODT[27:25]	REG_T_XSNR[24:16]	REG T_XSDR[15:6]	REG_T_RTP[5:3]	REG_T_CKE[2:0]
Bit field values (hex)	0	2	3	6B	1FF	3	2
Bit field values (binary)	0	010	011	001101011	0111111111	011	010
Register value (hex)							
optimized	266B7FDA						
SDRAM_TIM_3							
	REG_T_PDLL_UL[31:28]	reserved[27:21]	REG_ZQ_ZQCS[20:15]	reserved[14:13]	REG_T_RFC[12:4]	REG_T_RAS_MAX[3:0]	
Bit field values (hex)	5	0	3F	0	67	F	
Bit field values (binary)	0101	0000000	111111	00	001100111	1111	
Register value (hex)							
ontimized	501E867E						

Input the values: The SDRAM CONFIG can be got according to the DDR spec and AM335x TRM.

Please input your DDR3_EMIF_SD	<pre>PRAM_TIM_1 conifguration (in Hex) :</pre>
0x0AAAD4DB	
Please input your DDR3_EMIF_SD	RAM_TIM_2 conifguration (in Hex) :
0x266B7FDA	
Please input your DDR3_EMIF_SD	<pre>NRAM_TIM_3 conifguration (in Hex) :</pre>
0x501F867F	
Please input your DDR3_EMIF_SD	RAM_CONFIG conifguration (in Hex) :
0x61C05332	
Your input EMIF Timing configu	ration
DDR3_EMIF_SDRAM_TIM_1 :	0xAAAD4DB
DDR3_EMIF_SDRAM_TIM_2 :	0x266B7FDA
DDR3_EMIF_SDRAM_TIM_3 :	0x501F867F
DDR3_EMIF_SDRAM_CONFIG :	0x61C05332

4. Set the DDR PHY ratio seeds. The ratio seeds value can be got from the <u>RatioSeed\_AM335x\_boards</u> spreadsheet. After all the inputs are done, the software leveling program will start. You'll be able to get the result shown as below:

	Parameters			Comments		
	DDR clock frequency	400	MHz	input maximum frequency you will use		
	PHY_INVERT_CLKOUT	0		If (DDR_CK length) < (DDR_DQS length), then use 1. If (DDR_CK length) > (DDR_DQS length), then use 0.		
	Trace Length (inches)					
		Byte 0	Byte 1			
RatioSeed	DDR CK trace	0.948 0.948 0.916 0.798		input the average of DDR_CK and DDR_CKn traces. If you have two x8 memories, use the trace lengths for each corresponding byte.		
SpreadSheet	DDR_DQSx trace			x can be 0 or 1, corresponding to each byte.		
opreudoneet	_					
	Intermediate values (per byte lane)					
	WR DQS	0	2	these are just used for the calculations below		
	RD DQS	40	40	these are just used for the calculations below		
	RD DQS GATE	73	6E	these are just used for the calculations below		
	Seed values used in CCS code					
	DATAx_PHY_RD DQS_SLAVE_RATIO	40				
	DATAX_PHY_FIFO_WE_SLAVE_RATIO	70				
	DATAx_PHY_WR DQS_SLAVE_RATIO	1				
	Register value					
	CMDx_PHY_CTRL_SLAVE_RATIO	80				

Console output:

Please Enter the PHY\_INVERT\_CLKOUT value (0 or 1) from the spreadsheet : <code>Please Enter the Seed RD\_DQS\_SLAVE\_RATIO</code> <code>Value</code> in <code>Hex to search the RD DQS</code> <code>Ratio</code> <code>Window</code> : 40 Please Enter the Seed FIFO\_WE\_SLAVE\_RATIO Value in Hex to search the RD DQS Gate Window : 70 Please Enter the Seed WR\_DQS\_SLAVE\_RATIO Write DQS Ratio Value in Hex to search the Write DQS Rati o Window Please Enter the Seed PHY\_CTRL\_SLAVE\_RATIO Value in Hex : 80 The ratio seeds for the DDR3 Software Leveling : Invert\_clkout = RD\_DQS\_RATIO\_VAL = FIF0\_WE\_SLAVE\_RATIO = WR\_DQS\_SLAVE\_RATIO = 0x0 0x40 0x70 0x1  $PHY_CTRL_SLAVE_RATIO =$ 0x80 The Slave Ratio Search Program Values are... . . . . . . . DATA\_PHY\_RD\_DQS\_SLAVE\_RATIO is :0x37 DATA\_PHY\_FIFO\_WE\_SLAVE\_RATIO is : 0x9C DATA\_PHY\_WR\_DQS\_SLAVE\_RATIO is : 0x1C DATA\_PHY\_WR\_DATA\_SLAVE\_RATIO is : 0x3E rd\_dqs\_range = 55 fifo\_we\_range = 156 wr\_dqs\_range = 28 wr\_data\_range = 62 Optimal values not reached, rerunning program with new values... The Slave Ratio Search Program Values are. DATA\_PHY\_RD\_DQS\_SLAVE\_RATIO is :0x38 DATA\_PHY\_FIFO\_WE\_SLAVE\_RATIO is : 0x29 DATA\_PHY\_WR\_DQS\_SLAVE\_RATIO is : 0x29 DATA\_PHY\_WR\_DATA\_SLAVE\_RATIO is : 0x5 0x98 0x29 0x5A rd\_dqs\_range = 1

**Result:** 

Optimal values not reached, rerunning program with new values... The Slave Ratio Search Program Values are... DATA\_PHY\_RD\_DOS\_SLAVE\_RATIO is :0x38 DATA\_PHY\_MR\_DOS\_SLAVE\_RATIO is : 0x98 DATA\_PHY\_WR\_DATA\_SLAVE\_RATIO is : 0x73 Td\_dqs\_range = 0 fifo\_we\_range = 0 wr\_dqs\_range = 3 wr\_data\_range = 2 Optimal values have been found!! DATA\_PHY\_RD\_DOS\_SLAVE\_RATIO is :0x38 DATA\_PHY\_INF\_DOS\_SLAVE\_RATIO is :0x38 DATA\_PHY\_INF\_INF\_INF\_INF\_INF\_INF\_INF\_IN

References:

For Step 3 details, you can refer to the link:

http://processors.wiki.ti.com/index.php/AM335x\_EMIF\_Configuration\_tips

For Step 4 details, you can refer to the Link:

http://processors.wiki.ti.com/index.php/AM335x\_DDR\_PHY\_register\_configuration\_for\_DDR3\_using\_S oftware\_Leveling