

GENERAL NOTES, UNLESS OTHERWISE SPECIFIED:

1. RESISTANCE VALUES IN OHMS.
2. CAPACITANCE VALUES IN MICROFARADS.
3. REFERENCE DESIGNATORS USED:
  - A. JTAG HEADERS:
  - B. INTEGRATED CIRCUITS:
  - C. CERAMIC CAPS:
  - D. ELECTROLYTIC CAPS:
  - E. RESISTORS:
  - F. CONNECTORS/HEADERS:
  - G. CRYSTALS:
  - H. JUMPERS:
  - I. EMI FILTERS:
  - J. FERRITE BEADS:
  - K. FUSES:
  - L. DIODES:
  - M. SWITCHES:
  - N. TEST POINTS:
4. THE FOLLOWING INTEGRATED CIRCUITS ARE SOCKETED: U23 & U40
5. OBSERVE THE FOLLOWING SPECIFIC NOTES:
 

FORMAT: PAGENUMBER.NOTENUMBER

3.1-3.7, 4.1-4.3, 5.1-5.3, 6.1-6.8, 7.1-7.3, 8.1-8.3, 9.1-9.4, 10.1-10.4, 11.1-11.2, 12.1, 13.1-13.4, 14.1-14.2, 15.1-15.7, 16.1-16.6, 17.1-17.3, 18.1-18.3, 19.1-19.3, 20.1-20.3, 21.1, 22.1, 23.1-23.4, 24.1-24.4
6. ALL 0.1 uF CAPACITORS ARE BYPASS CAPS UNLESS OTHERWISE NOTED. THEY ARE SHOWN ON THE PAGE WITH THE INTEGRATED CIRCUITS THEY SHOULD BE PLACED NEAR.
7. PRINTED CIRCUIT BOARD PROPERITES:
  - A. ROUTE TO WITHIN 10% OF MANHATTAN DISTANCE
  - B. 100 OHM DIFFERENITAL IMPEDANCE. SINGLE ENDED IMPEDANCE APPROXIMATELY 60 OHMS, CONTROLLED BY DIFFERENTIAL IMPEDANCE.
  - C. FR4 BOARD MATERIAL
  - D. PCB TO PCI 2.1 SIZE SPECIFICATIONS. EXCESS HEIGHT ALLOWED FOR TOP CONNECTORS.
  - E. THERMAL RELIEFS ONLY TO BE USED ON VIAS FOR THROUGH HOLE PARTS. VIAS FOR SURFACE MOUNT PARTS AND ROUTING SHALL NOT USE THERMAL RELIEFS.

SCHEMATIC CONTENTS:

1. TITLE PAGE
2. BLOCK DIAGRAM
3. RESET AND CLOCK SOURCE
4. FLASH AND DAUGHTER CARD CONNECTORS (DCC)
5. DDR2
6. PCI CONNECTOR AND PCI BRIDGE
7. SECONDARY PCI/HPI & PCI/HPI DCC
8. VIDEO PORT 0 & VIDEO PORT 2 MUX
9. SD VIDEO IN CH1-CH4 I/F
10. HD VIDEO IN I/F
11. HD & SD VIDEO OUT I/F
12. VIDEO PORT 3 & VIDEO PORT 4/ EMIF MUX
13. SD VIDEO IN CH5-CH8 I/F
14. MCASP
15. AUDIO INPUT & OUTPUT I/F
16. DM648 SGMII & SMA CONNECTORS
17. GIGABIT PHY 1 I/F
18. GIGABIT PHY 2 I/F
19. I2C, SPI FLASH, AND UART I/F
20. DM648 POWER
21. 3.3V POWER SUPPLY
22. 3.3V DERIVED POWER SUPPLIES
23. EMULATION CONNECTORS
24. MSP430 EVM SUPERVISOR

Primary I2C Address Table

ADDRESS		DEVICE	FUNCTION
HEX	BINARY		
0x18	0011000B	AIC33	Analog Audio I/O CH1 and CH2
0x19	0011001B	AIC33	Analog Audio I/O CH3 and CH4
0x1A	0011010B	AIC33	Analog Audio I/O CH5 and CH6
0x1B	0011011B	AIC33	Analog Audio I/O CH7 and CH8
0x20	0100000B	THS8200	HD Video Encoder
0x44	1000100B	SAA7015H	SD Video Encoder
0x5C	1011100B	TVP7000	HD Video Decoder
0x5E	1011110B	TVP5154	SD Video Decoder CH5-CH8
0x5F	1011111B	TVP5154	SD Video Decoder CH1-CH4
0xXX	xxxxxxxxB	MSP430	EVM Supervisor Software Programmable
0xXX	xxxxxxxxB	DM648	DM648 DSP Software Programmable


Secondary I2C Address Table

ADDRESS		DEVICE	FUNCTION
HEX	BINARY		
0x21	0100001B	PCA9535W	MSP430 I2C IO Expander
0x22	0100010B	PCA9535W	MSP430 I2C IO Expander for Bootmodes
0x23	0100011B	PCA9535W	MSP430 I2C IO Expander for Reset & Power
0x69	1101001B	CDCE906	Clock Generator Control via SMBus
0xXX	xxxxxxxxB	MSP430	EVM Supervisor Software Programmable

Title  
DM648 EVM - Title Page

Size B Document Number LYR179-101C Rev 2.3


Date: Friday, March 14, 2008 Sheet 1 of 24



**MAJOR COMPONENT LEGEND**

- DM648 - DSP
- CDCE906 - TRIPLE PLL CLOCK GENERATOR
- MSP430 - CONTROL PROCESSOR
- AIC33 - DUAL AUDIO CODEC
- TVP5154 - QUAD NTSC/PAL DECODER
- TVP7000 - HD DECODER
- THS8200 - HD ENCODER
- SAA7105H - SD ENCODER
- PCI2060 - 32 BIT 33/66MHZ PCI BRIDGE


Title <b>DM648 EVM - BLOCK DIAGRAM</b>		
Size B	Document Number LYR179-101C	Rev 2.3
Date: Friday, March 14, 2008	Sheet 2	of 24




NOTE 3.2: PLACE R25, R26, AND R27 CLOSE TO U26.  
 NOTE 3.3: PLACE R21-R23, R105-R108 CLOSE TO U26.  
 NOTE 3.4: PLACE R109 CLOSE TO U27.  
 NOTE 3.5: PLACE R110 CLOSE TO U23.  
 NOTE 3.6: PLACE R112 AND R111 CLOSE TO U28.  
 NOTE 3.7: PLACE BYPASS CAPS ON THIS PAGE (0.1uF) NEAR THE ASSOCIATED DEVICES.

NOTE 3.1: THESE COMPONENTS TO BE PLACED CLOSE TOGETHER.

Title		
DM648 EVM Reset and Clock Source		
Size B	Document Number LYR179-101C	Rev 2.3
Date:	Friday, March 14, 2008	Sheet 3 of 24



Title		
DM648 EVM Flash and Daughter Card Connectors		
Size	Document Number	Rev
B	LYR179-101C	2.3
Date:	Friday, March 14, 2008	Sheet 4 of 24



NOTE 5.1: PLACEMENT AND ROUTING OF THE DDR2 INTERFACE SHALL BE DONE IN ACCORDANCE TO THE DM648 DDR2 COLLATERAL.


NOTE 5.2: SWIZZLING WITHIN DATA BYTES PERMITTED.

NOTE 5.3: BYPASS CAPS (0.1uF) ASSOCIATED WITH U31 AND U32.

Title		
DM648 EVM DDR2 Controller and Memory		
Size	Document Number	Rev
B	LYR179-101C	2.3
Date:	Friday, March 14, 2008	Sheet 5 of 24

NOTE 6.7: BYPASS CAPS ON THIS PAGE (0.1uF) ASSOCIATED WITH U38.

NOTE 6.8: PCI LAYOUT TO FOLLOW PCI SPECIFICATION 2.2.



S\_AD[31:0]

7 S\_RSTn  
7 S\_C/BE3n  
7 S\_C/BE2n  
7 S\_C/BE1n  
7 S\_C/BE0n  
7 S\_DEVSELn  
7 S\_FRAMEn  
7 S\_IRDYn  
7 S\_LOCKn  
7 S\_PAR  
7 S\_PERRn  
7 S\_STOPn  
7 S\_TRDYn

7 S\_CLKOUT3  
7 S\_CLKOUT2  
7 S\_CLKOUT1  
7 S\_CLKOUT0  
7 S\_SERRn  
7 S\_GNT0n  
7 S\_GNT1n  
7 S\_GNT2n  
7 S\_GNT3n

7 S\_SREQ0n  
7 S\_SREQ1n  
7 S\_SREQ2n  
7 S\_SREQ3n

PCISLOT\_VCC3V3  
PCIVCC\_3V3  
VCC\_3V3  
VCC\_5V


JP6  
3 PIN JUMPER  
R325  
330 DS18  
LED\_RED

Note 6.1: TRACE LENGTH OF P\_CLK MUST BE 2.5" +/- 0.1".  
Note 6.2: TRACE LENGTH OF ALL OTHER PRIMARY PCI SIGNALS EXCEPT INTAn AND PCI\_PLUG ARE LIMITED TO 1.5".  
Note 6.3: PRIMARY PCI TRACE LENGTH MEASURED FROM TOP OF THE FINGERS OF P8 OF THE PCI2060.

See Note 6.1

NOTE 6.4: LENGTH TO CAP NO GREATER THAN 0.25".  
NOTE 6.5: TRACE SIZE TO CAP 0.020".  
NOTE 6.6: ANY NUMBER OF PIN SHARES AS LONG AS DOES NOT EXCEED LENGTH.



Title		
DM648 EVM PCI Interface and Bridge		
Size	Document Number	Rev
B	LYR179-101C	2.3
Date:	Friday, March 14, 2008	Sheet 6 of 24





6 S\_AD[31:0]

6 S\_C/BE3n  
6 S\_C/BE2n  
6 S\_C/BE1n  
6 S\_C/BE0n  
6 S\_DEVSELn  
6 S\_FRAMEn  
6 S\_IRDYn  
6 S\_PAR  
6 S\_PERRn  
6 S\_STOPn  
6 S\_TRDYn  
  
6 S\_SERRn  
6 S\_GNT0n  
6 S\_SREQ0n  
6 S\_RSTn

6,24 PCI\_PLUGn



PCI




NOTE 7.1: PLACE THIS RESISTOR CLOSE TO DM648

Place near PCI2060

NOTE 7.2: ROUTE ALL SECONDARY PCI SIGNALS TO WITHIN +/- 10% OF MANHATTAN DISTANCE.  
NOTE 7.3: MINIMIZE STUBS ON DM648 SIDE OF U37 AND U39 (THE "B" PORTS OF U37 AND U39).

Title		
DM648 EVM PCI Switches and Daughter Card Connector		
Size	Document Number	Rev
B	LYR179-101C	2.3
Date:	Friday, March 14, 2008	Sheet 7 of 24



NOTE 8.1: MINIMIZE THE LENGTH OF THESE NETS.

NOTE 8.2: MINIMIZE THE LENGTH OF THESE NETS.

NOTE 8.3: PLACE U21-U24 CLOSE TO U7.

Title		
DM648 EVM Video Port 0 & 2 Mux		
Size	Document Number	Rev
B	LYR179-101C	2.3
Date:	Friday, March 14, 2008	Sheet 8 of 24




NOTE 9.1:  
SILKSCREEN:  
VIDEO IN1


NOTE 9.2:  
SILKSCREEN:  
VIDEO IN3

NOTE 9.3: BYPASS CAPS ON THIS PAGE  
(0.1uF) ASSOCIATED WITH U11.

NOTE 9.4: ISOLATE DIGITAL AND  
ANALOG GNDs AND CONNECT  
AT A SINGLE LOCATION IN  
THE GROUND PLANE.



Title		
DM648 EVM SD Video In Channels 1 through 4		
Size	Document Number	Rev
B	LYR179-101C	2.3
Date:	Friday, March 14, 2008	Sheet 9 of 24




PLACE R341, R343 OVER THE SPLIT PLANE.

NOTE 10.3: MINIMIZE THE LENGTH OF THESE NETS.


NOTE 10.4: PLACE THESE COMPONENTS NEAR J10.

NOTE 10.1: BYPASS CAPS ON THIS PAGE (0.1uF) ASSOCIATED WITH U12.

NOTE 10.2: ISOLATE DIGITAL AND ANALOG GNDs AND CONNECT AT A SINGLE LOCATION IN THE GROUND PLANE.



Title		
DM648 EVM - HD VIDEO IN		
Size B	Document Number	Rev
	LYR179-101C	2.3
Date:	Friday, March 14, 2008	Sheet 10 of 24




Video Port 1

NOTE 11.1  
PLACE  
CLOSE TO  
DM648

Place  
Close to  
THS8200

NOTE 11.2: Isolate digital and analog GNDs and connect at a single location in the ground plane.

Title		
DM648 EVM HD & SD Output		
Size	Document Number	Rev
B	LYR179-101C	2.3
Date:	Friday, March 14, 2008	Sheet 11 of 24



NOTE 12.1: Place Close To DM648


Title			DM648 EVM VIDEO MUX 3 AND 4		
Size	Document Number		Rev		
B	LYR179-101C		2.3		
Date:	Friday, March 14, 2008	Sheet	12	of	24

NOTE 13.1:  
SILKSCREEN:  
VIDEO IN5





VIDEO IN6

NOTE 13.2:  
SILKSCREEN:  
VIDEO IN7

VIDEO IN8




NOTE 13.3: BYPASS CAPS ON THIS PAGE  
(0.1uF) ASSOCIATED WITH U10.





Title		
DM648 EVM SD Video In Channels 5 through 8		
Size	Document Number	Rev
B	LYR179-101C	2.3
Date:	Friday, March 14, 2008	Sheet 13 of 24

NOTE 14.1: MINIMIZE THE LENGTH OF THESE NETS.




NOTE 14.2: PLACE R100 NEAR U23.






24 McASPMUX[0:2]

Title		
DM648 EVM McASP		
Size	Document Number	Rev
B	LYR179-101C	2.3
Date:	Friday, March 14, 2008	Sheet 14 of 24



Title			DM648 EVM - AUDIO I/F		
Size	Document Number	LYR179-101C			
B					
Date:	Friday, March 14, 2008	Sheet	15	of	24
					Rev 2.3




NOTE 16.3: ISOLATE DIGITAL AND ANALOG GNDs AND CONNECT AT A SINGLE LOCATION IN THE GROUND PLANE. J17 & J18.

NOTE 16.4: ISOLATE DIGITAL AND ANALOG GNDs AND CONNECT AT A SINGLE LOCATION IN THE GROUND PLANE. J21 & J22.

NOTE 16.5: ISOLATE DIGITAL AND ANALOG GNDs AND CONNECT AT A SINGLE LOCATION IN THE GROUND PLANE. J23 & J24.

NOTE 16.6: ISOLATE DIGITAL AND ANALOG GNDs AND CONNECT AT A SINGLE LOCATION IN THE GROUND PLANE. J19 & J20.



NOTE 16.2: 8 SHARED PADS


- 1) R165 & R166
- 2) R163 & R164
- 3) R259 & R260
- 4) R257 & R258
- 5) R263 & R264
- 6) R261 & R262
- 7) R189 & R190
- 8) R187 & R188

Title		
DM648 EVM - SGMII		
Size B	Document Number	Rev
	LYR179-101C	2.3
Date:	Friday, March 14, 2008	Sheet 16 of 24



NOTE 17.3: PLACE RESISTORS ON TOP OF BOARD.

NOTE 17.2: DIFFERENTIAL ROUTES 4 PAIR



18

4.9..11,13,15,18,24


Phy Address = 0000  
 Enable pause = 0  
 Auto-Neg, advertise all capabilities, prefer Master  
 Crossover enabled  
 125 Mhz clock enabled  
 SGMII (with clock + Auto-Neg to copper)  
 Disable auto selection of fiber/copper interface  
 Disable energy detect  
 MDC/MDIO selected instead of TWSI  
 INTn signal is active low  
 50 Ohm termination for fiber

Configuration Information  
 Phy Address = 0000  
 ENA\_PAUSE = 0  
 ANEG[3:0] = 1110  
 ENA\_XC = 1  
 DIS\_125 = 0  
 HWCFG\_MODE = 0000  
 DIS\_FC = 1  
 DIS\_SLEEP = 1  
 SEL\_TWSI = 0  
 INT\_POL = 1  
 75/50 Ohm = 0

NOTE 17.1: BYPASS CAPS (0.1uF) ON THIS PAGE ASSOCIATED WITH U55.

Title DM648 EVM - PHY 1		
Size B	Document Number LYR179-101C	Rev 2.3
Date: Friday, March 14, 2008	Sheet 17	of 24

NOTE 18.3: PLACE RESISTORS ON TOP OF BOARD.




NOTE 18.2: DIFFERENTIAL ROUTES 4 PAIR

Phy Address = 0001  
 Enable pause = 0  
 Auto-Neg, advertise all capabilities, prefer Master  
 Crossover enabled  
 125 Mhz clock enabled  
 SGMII (with clock + Auto-Neg to copper)  
 Disable auto selection of fiber/copper interface  
 Disable energy detect  
 MDC/MDIO selected instead of TWSI  
 INTn signal is active low  
 50 Ohm termination for fiber

Configuration Information  
 Phy Address = 0001  
 ENA\_PAUSE = 0  
 ANEG[3:0] = 1110  
 ENA\_XC = 1  
 DIS\_125 = 0  
 HWCFG\_MODE = 0000  
 DIS\_FC = 1  
 DIS\_SLEEP = 1  
 SEL\_TWSI = 0  
 INT\_POL = 1  
 75/50 Ohm = 0

NOTE 18.1: BYPASS CAPS (0.1uF) ON THIS PAGE ASSOCIATED WITH U57.

Title		
DM648 EVM - PHY2		
Size	Document Number	Rev
B	LYR179-101C	2.3
Date:	Friday, March 14, 2008	Sheet 18 of 24





NOTE 19.1: PLACE THESE PARTS NEAR U23

NOTE 19.2: SILKSCREEN UART


NOTE 19.3: PLACE U40, U41, U42, AND U43 NEAR SPI\_D1, SPI\_D0, SPI\_CS2n, AND SPI\_CLK CONNECTIONS TO J15

I2C Disconnect

USB Interface Adapter EVM  
USB-GPIO/I2C Headers



Title		
DM648 EVM - I2C, SPI FLASH, AND UART		
Size	Document Number	Rev
B	LYR179-101C	2.3
Date:	Friday, March 14, 2008	Sheet 19 of 24



**POWER**

**DDR2 POWER**

**IO POWER**

**CORE POWER**

**UNKNOWN**

**SERDES**

**OUTPUT IMPEDANCE**



**GROUND**

NOTE 20.1: BYPASS CAPS (0.1uF & 560pF) ASSOCIATED WITH U23.

NOTE 20.2: PLACE E1-E3, E5-E8 CLOSE TO U23.


NOTE 20.3: PLACE FILTER CAPS NEAR ASSOCIATED EMI FILTERS (E1-E3, E5-E8).

Title DM648 EVM - DM648 POWER CONNECTIONS AND BYPASSING		
Size B	Document Number LYR179-101C	Rev 2.3
Date: Friday, March 14, 2008	Sheet 20	of 24



NOTE 21.1: THESE ARE OUPUTS TO VOLTAGE PLANES.


Title		
DM648 EVM 3.3V POWER SUPPLY		
Size B	Document Number LYR179-101C	Rev 2.3
Date: Friday, March 14, 2008	Sheet 21 of 24	



NOTE 22.1:  
 THESE ARE  
 OUPUTS TO  
 VOLTAGE  
 PLANES  
 (LABELED  
 SOURCE)

Set R295 to 16.5k for 1.05V VCORE.  
 Set R295 to 0 for 1.2V VCORE

Title DM648 EVM 2.5V, 1.8V, 1.2V, & CORE POWER SUPPLIES		
Size B	Document Number LYR179-101C	Rev 2.3
Date: Friday, March 14, 2008	Sheet 22	of 24




NOTE 23.4: MINIMIZE STUBS TO J12.

CONFIRM TYPE0/TYPE1 CONNECTION

NOTE 23.1: PLACE R74 CLOSE TO U17.  
 NOTE 23.2: PLACE R75 CLOSE TO U18.  
 NOTE 23.3: PLACE R70 CLOSE TO U16.  
 NOTE 23.3: PLACE J11 AND J12 AS CLOSE AS POSSIBLE TO U23.

Title		
DM648 EVM - EMULATION		
Size	Document Number	Rev
B	LYR179-101C	2.3
Date:	Friday, March 14, 2008	Sheet 23 of 24



NOTE 24.2:  
SILKSCREEN:  
MSP430  
GO by pin 1  
RESET by pin 3

NOTE 24.1: PLACE THESE PARTS  
CLOSE TOGETHER

NOTE 24.3:  
SILKSCREEN:  
NTSC by pin 1  
PAL by pin 3

NOTE 24.4: ISOLATE DIGITAL AND  
ANALOG GNDs AND CONNECT  
AT A SINGLE LOCATION IN  
THE GROUND PLANE.

Title		
DM648 EVM - MSP430 SUPERVISOR		
Size	Document Number	Rev
B	LYR179-101C	2.3
Date:	Friday, March 14, 2008	Sheet 24 of 24