




SWITCHING POWER SUPPLY DESIGN: PWM CURRENT MODE DUAL SYNCHRONOUS BUCK CONVERTER: LM5642

Rev: 20 July 2004

Michele Sclocchi
michele.sclocchi@nsc.com
National Semiconductor



Notes:

Write down the power supply requirements in the following boxes :

$X_{XX} :=$

Get the results from the following boxes:

Results_{XX} :=

This Mathcad file helps with the calculation of the external components of a typical dual synchronous buck converter with the LM5642 controller:

1) Power supply specifications:

$$\mu\text{sec} := 10^{-6} \cdot \text{sec}$$

Input voltage:

- Minimum input voltage: $V_{i_{\min}} := 20 \cdot \text{volt}$

- Maximum input voltage: $V_{i_{\max}} := 30 \cdot \text{volt}$

- Nominal input voltage: $V_{i_{\text{nom}}} := 24 \cdot \text{volt}$

Output:

- Nominal output voltage, maximum output ripple, minimum output current, maximum output current

$V_{o1} := 12 \cdot \text{volt}$	$V_{rp1} := 300 \cdot \text{mV}$	$I_{o1_min} := 0.200 \cdot \text{amp}$	$I_{o1_max} := 5 \cdot \text{amp}$
$V_{o2} := 5 \cdot \text{volt}$	$V_{rp2} := 200 \cdot \text{mV}$	$I_{o2_min} := 0.200 \cdot \text{amp}$	$I_{o2_max} := 4 \cdot \text{amp}$

$$P_{o_min} := V_{o1} \cdot I_{o1_min} + V_{o2} \cdot I_{o2_min} \quad P_{o_min} = 3.4 \text{ watt}$$

$$P_{o_max} := V_{o1} \cdot I_{o1_max} + V_{o2} \cdot I_{o2_max} \quad P_{o_max} = 80 \text{ watt}$$

- **Switching Frequency:** $f_{sw} := 200 \cdot \text{kHz}$ $T := \frac{1}{f_{sw}}$ $T = 5 \mu\text{sec}$

The switching frequency can be synchronised to an external clock between 150kHz and 250kHz

2) Maximum and minimum duty cycle : Dmax and Dmin

$D1_{max} := \frac{V_{o1}}{V_{i_min}}$	$D2_{max} := \frac{V_{o2}}{V_{i_min}}$	Maximum duty cycle	$D1_{max} = 0.6$	$D2_{max} = 0.25$
$D1_{min} := \frac{V_{o1}}{V_{i_max}}$	$D2_{min} := \frac{V_{o2}}{V_{i_max}}$	Minimum duty cycle	$D1_{min} = 0.4$	$D2_{min} = 0.167$
$D1_{nom} := \frac{V_{o1}}{V_{i_nom}}$	$D2_{nom} := \frac{V_{o2}}{V_{i_nom}}$	Nominal duty cycle	$D1_{nom} = 0.5$	$D2_{nom} = 0.208$
$Ton1_{min} := D1_{min} \cdot T$	Minimum ON time			
			$Ton1_{min} = 2 \mu\text{sec}$	
$Ton2_{min} := D2_{min} \cdot T$			$Ton2_{min} = 0.833 \mu\text{sec}$	

To insure the output regulation the maximum duty cycle has to be lower than **0.96**, and the minimum on-time greater than **166nsec**.

3) Select output filter: L/C Inductors and output capacitors

Output capacitors and output inductors are usually selected in order to meet voltage transient requirements during worst case load transients, maximum AC ripple current, and output ripple voltage. The selection of the best optimised L-C filter is usually achieved with few design iterations, as compromises are made between the cost/size of inductors and capacitors that meet the output requirements.

-**Allowed transient voltage excursion: ΔV_{cs}**

$\delta\% := 7\%$ (Maximum output voltage regulation window)

$\lambda\% := 1.5\%$ (Output voltage initial accuracy)

$$\Delta V_{cs1} := (\delta\% - \lambda\%) \cdot V_{o1} - \frac{V_{rp1}}{2} \quad \Delta V_{cs1} = 0.51 \text{ V}$$

$$\Delta V_{cs2} := (\delta\% - \lambda\%) \cdot V_{o2} - \frac{V_{rp2}}{2} \quad \Delta V_{cs2} = 0.175 \text{ V}$$

-**Maximum load current change during load transient: ΔI_{cs}**

$$\Delta I_{cs1} := I_{o1_max} - I_{o1_min} \quad \Delta I_{cs1} = 4.8 \text{ A}$$

$$\Delta I_{cs2} := I_{o2_max} - I_{o2_min} \quad \Delta I_{cs2} = 3.8 \text{ A}$$

-Maximum total ESR capacitor value: ESRmax

Assumes that the rise and fall times of a load transient are faster than the response speed of the control loop.

$$ESR1_{\max} := \frac{\Delta V_{cs1}}{\Delta I_{cs1}} \quad ESR1_{\max} = 0.106 \, \Omega$$

$$ESR2_{\max} := \frac{\Delta V_{cs2}}{\Delta I_{cs2}} \quad ESR2_{\max} = 0.046 \, \Omega$$

Select output capacitors that have ESR value < than ESRmax:

$$ESR1 := 0.005 \cdot \Omega \quad ESR2 := 0.010 \cdot \Omega$$

-Minimum inductor selection:

$$L1_{\min} := (V_{i_{\text{nom}}} - V_{o1}) \cdot T \cdot D1_{\text{nom}} \cdot \frac{ESR1}{V_{rp1}} \quad L1_{\min} = 0.5 \, \mu\text{H}$$

$$L2_{\min} := (V_{i_{\text{nom}}} - V_{o2}) \cdot T \cdot D2_{\text{nom}} \cdot \frac{ESR2}{V_{rp2}} \quad L2_{\min} = 0.99 \, \mu\text{H}$$

L(min) is the minimum inductance needed to meet the output ripple specification.

The actual inductor value selected is a compromise between cost, size, maximum inductor losses and maximum AC ripple current allowed on the inductor:

AC core losses. and AC winding losses are directly proportional to the current ramp on the inductor, and the switching frequency. In high current applications, a good compromise is achieved with a maximum ripple current between 30-50% of the nominal output current.

- Desired secondary ripple current:

$$\Delta I_s\% := 40\%$$

$$L1_b := \frac{V_{i_{\text{nom}}} - V_{o1}}{\Delta I_s\% \cdot I_{o1_{\max}}} \cdot T \cdot D1_{\text{nom}} \quad L1_b = 15 \, \mu\text{H}$$

$$L2_b := \frac{V_{i_{\text{nom}}} - V_{o2}}{\Delta I_s\% \cdot I_{o2_{\max}}} \cdot T \cdot D2_{\text{nom}} \quad L2_b = 12.37 \, \mu\text{H}$$

Select Inductor value $\geq$ Lmin and Lb

$$\text{L1 selected} \rightarrow L1_{us} := 22 \cdot \mu\text{H} \quad RL1 := 0.004 \, \Omega$$

$$\text{L2 selected} \rightarrow L2_{us} := 22 \cdot \mu\text{H} \quad RL2 := 0.004 \, \Omega$$

-Minimum output capacitance value: Comin

The minimum capacitance of the output capacitors bank needed to meet voltage transient requirements during worst case load transients is:

$$Co1_{\min} := \frac{L1_{us} \cdot \left[\Delta V_{cs1} - \sqrt{\Delta V_{cs1}^2 - (\Delta I_{cs1} \cdot ESR1)^2} \right]}{V_{o1} \cdot ESR1^2} \quad Co1_{\min} = 41.435 \, \mu\text{F}$$

$$Co2_{\min} := \frac{L2_{us} \cdot \left[\Delta V_{cs2} - \sqrt{\Delta V_{cs2}^2 - (\Delta I_{cs2} \cdot ESR2)^2} \right]}{V_{o2} \cdot ESR2^2} \quad Co2_{\min} = 183.723 \, \mu\text{F}$$

$$\text{C1 selected} \rightarrow C1_{us} := 330 \cdot 2 \cdot \mu\text{F}$$

$$ESR1 = 5 \times 10^{-3} \, \Omega$$

C2 selected ---->

$$C2_{us} := 330 \cdot \mu F$$

$$ESR2 = 0.01 \Omega$$

4) AC, peak inductor currents:

- Ramp amplitude: AC inductor current:

$$\Delta I_{o1} := \frac{(V_{i_{nom}} - V_{o1}) \cdot D1_{nom} \cdot T}{L1_{us}} \quad \Delta I_{o1} = 1.364 \text{ amp}$$

$$\Delta I_{o2} := \frac{(V_{i_{nom}} - V_{o2}) \cdot D2_{nom} \cdot T}{L2_{us}} \quad \Delta I_{o2} = 0.9 \text{ amp}$$

- Peak current:

$$I_{o1_{peak}} := I_{o1_{max}} + \frac{\Delta I_{o1}}{2} \quad I_{o1_{peak}} = 5.682 \text{ A}$$

$$I_{o2_{peak}} := I_{o2_{max}} + \frac{\Delta I_{o2}}{2} \quad I_{o2_{peak}} = 4.45 \text{ A}$$

The buck converter will operate in continuous mode, and it will move in to discontinuous mode when the output load currents fall below $I_{o(disc)}$

$$I_{o1_{disc}} := \frac{V_{i_{nom}} - V_{o1}}{2 \cdot V_{i_{nom}}} \cdot \frac{V_{o1}}{L1_{us} \cdot f_{sw}} \quad I_{o1_{disc}} = 0.682 \text{ A}$$

$$I_{o2_{disc}} := \frac{V_{i_{nom}} - V_{o2}}{2 \cdot V_{i_{nom}}} \cdot \frac{V_{o2}}{L2_{us} \cdot f_{sw}} \quad I_{o2_{disc}} = 0.45 \text{ A}$$

- Output capacitor bank rms current:

$$I_{Co1_{rms}} := \frac{(1 - D1_{nom}) \cdot V_{o1}}{\sqrt{12} \cdot L1_{us} \cdot f_{sw}} \quad I_{Co1_{rms}} = 0.394 \text{ A}$$

$$I_{Co2_{rms}} := \frac{(1 - D2_{nom}) \cdot V_{o2}}{\sqrt{12} \cdot L2_{us} \cdot f_{sw}} \quad I_{Co2_{rms}} = 0.26 \text{ A}$$

Select capacitors with maximum RMS current >>> $I_{Co1_{rms}}$ and $I_{Co2_{rms}}$

5) Select input capacitors:

$$D1_{max} = 0.6$$

$$D2_{max} = 0.25$$

If there is not overlap between the two channels, ($D_{max} < 50\%$), the input capacitor RMS ripple current is:

$$A1 := I_{o1_{max}}^2 \cdot D1_{nom} \cdot (1 - D1_{nom}) \quad A2 := I_{o2_{max}}^2 \cdot D2_{nom} \cdot (1 - D2_{nom})$$

$$A3 := 2 \cdot I_{o2_{max}} \cdot D2_{nom} \cdot I_{o1_{max}} \cdot D1_{nom}$$

$$I_{Cia_{rms}} := \sqrt{A1 + A2 - A3} \quad I_{Cia_{rms}} = 2.173 \text{ A}$$

If there is overlap between the two channels, ($D_{max} > 50\%$), the input capacitor RMS ripple

current is:

$$B1 := [I_{o1_max} \cdot (1 - D1_{nom}) + I_{o2_max} \cdot (1 - D2_{nom})]^2 \cdot (D1_{nom} + D2_{nom} - 1)$$

$$B2 := [I_{o1_max} \cdot (1 - D1_{nom}) - I_{o2_max} \cdot D2_{nom}]^2 \cdot (1 - D2_{nom})$$

$$B3 := [I_{o2_max} \cdot (1 - D2_{nom}) - I_{o1_max} \cdot D1_{nom}]^2 \cdot (1 - D1_{nom})$$

$$I_{Cib_rms} := \sqrt{B1 + B2 + B3} \quad I_{Cib_rms} = 2.635 \text{ A}$$

The Input capacitors should meet the minimum requirements of voltage and ripple current rating.

6) External switching MOSFETs: power losses, efficiency

- Internal Driver Specifications:

$$V_{dr} := 5 \cdot \text{volt}$$

$$R_{dr_on} := 4 \Omega \quad R_{dr_off} := 2 \cdot \Omega$$

The goal in selecting a MOSFET is to minimise junction temperature rise by minimising the power loss while being cost effective. Besides maximum voltage rating, and maximum current rating, the other three important parameters of a MOSFET are $R_{ds(on)}$, gate threshold voltage, and gate capacitance.

The switching MOSFET has three types of losses which are, conduction loss, switching loss, and gate charge losses.

- **Conduction losses** are: $I^2 \cdot R$ losses, therefore the total resistance between the source and drain during the on state, $R_{ds(on)}$ has to be as low as possible.

- **The switching loss equation is:** Switching-time $\cdot V_{ds} \cdot I$ $\cdot$ frequency. The switching time, rise time and fall time are a function of: a) The gate to drain Miller-charge of the MOSFET, Q_{gd} , b) The internal resistance of the driver and c) The Threshold Voltage, $V_{gs(th)}$ which is the minimum gate voltage which enables the current through the drain and source of the MOSFET.

- **Gate charge losses** are caused by charging up the gate capacitance and then dumping the charge to ground every cycle. The gate charge losses are equal to: frequency $\cdot Q_{g(tot)} \cdot V_{dr}$

Unfortunately, the lowest on resistance devices tend to have higher gate capacitance.

Because this loss is frequency dependent, in very high current supplies with very large FETs, with large gate capacitance, a more optimal design may result from reducing the operating frequency.

Switching losses are also affected by gate capacitance. If the gate driver has to charge a larger capacitance, then the time the MOSFET spends in the linear region increases and the losses increase. The general rule is the faster the rise time, the lower the switching loss. Unfortunately this causes high frequency noise.

High Side MOSFET losses: Q1, Q4 $n := 10^{-9}$

Mosfets: Si4850EY Syliconix

$$R_{ds1_on} := 0.031 \cdot \text{ohm}$$

$$R_{ds4_on} := 0.031 \cdot \text{ohm}$$

(Total resistance between the source and drain during the on state)

$$C_{oss1} := 70 \cdot \text{pF}$$

$$C_{oss4} := 70 \cdot \text{pF}$$

(Output capacitance)

$$Q_{g1_tot} := 19 \cdot n \cdot \text{coul}$$

$$Q_{g4_tot} := 19 \cdot n \cdot \text{coul}$$

(Total gate charge)

$$Q_{gd1} := 5.3 \cdot n \cdot \text{coul}$$

$$Q_{gd4} := 5.3 \cdot n \cdot \text{coul}$$

(Gate drain Miller charge)

$$Q_{gs1} := 3.4 \cdot n \cdot \text{coul}$$

$$Q_{gs4} := 3.4 \cdot n \cdot \text{coul}$$

(Gate to source charge)

$$V_{gs1_{th}} := 3 \cdot \text{volt}$$

$$V_{gs4_{th}} := 3 \cdot \text{volt}$$

(Threshold voltage)

- Conduction losses: Pcond

$$P_{cond1} := R_{ds1_{on}} \cdot I_{o1_{max}}^2 \cdot D1_{max}$$

$$P_{cond1} = 0.465 \text{ watt}$$

$$P_{cond4} := R_{ds4_{on}} \cdot I_{o2_{max}}^2 \cdot D2_{max}$$

$$P_{cond4} = 0.124 \text{ watt}$$

- Switching losses: Psw(max): $V \cdot I / 2 \cdot \text{freq} \cdot (T_{swon} + T_{swoff})$

$$I_{driver1_{LH}} := \frac{V_{dr} - V_{gs1_{th}}}{R_{dr_{on}}}$$

$$I_{driver4_{LH}} := \frac{V_{dr} - V_{gs4_{th}}}{R_{dr_{on}}}$$

$$I_{driver1_{LH}} = 0.5 \text{ amp}$$

$$I_{driver1_{HL}} := \frac{V_{dr} - V_{gs1_{th}}}{R_{dr_{off}}}$$

$$I_{driver4_{HL}} := \frac{V_{dr} - V_{gs4_{th}}}{R_{dr_{off}}}$$

$$I_{driver1_{HL}} = 1 \text{ amp}$$

$$Q_{g1_{sw}} := Q_{gd1} + \frac{Q_{gs1}}{2}$$

$$Q_{g4_{sw}} := Q_{gd4} + \frac{Q_{gs4}}{2}$$

$$Q_{g1_{sw}} = 7 \text{ C n}$$

$$t_{sw1_{LH}} := \frac{Q_{g1_{sw}}}{I_{driver1_{LH}}}$$

$$t_{sw4_{LH}} := \frac{Q_{g4_{sw}}}{I_{driver4_{LH}}}$$

$$t_{sw1_{LH}} = 14 \text{ s n}$$

$$t_{sw1_{HL}} := \frac{Q_{g1_{sw}}}{I_{driver1_{HL}}}$$

$$t_{sw4_{HL}} := \frac{Q_{g4_{sw}}}{I_{driver4_{HL}}}$$

$$t_{sw1_{HL}} = 7 \text{ s n}$$

$$t1_{sw} := Q_{gd1} \cdot \frac{R_{dr_{on}}}{V_{dr} - V_{gs1_{th}}}$$

$$t4_{sw} := Q_{gd4} \cdot \frac{R_{dr_{on}}}{V_{dr} - V_{gs4_{th}}}$$

$$t1_{sw} = 10.6 \text{ s n}$$

$$P_{sw1_{max}} := \frac{V_{i_{nom}} \cdot I_{o1_{max}}}{2} \cdot f_{sw} \cdot (t_{sw1_{LH}} + t_{sw1_{HL}}) + \frac{C_{oss1} \cdot V_{i_{nom}}^2 \cdot f_{sw}}{2} \quad P_{sw1_{max}} = 0.256 \text{ watt}$$

$$P_{sw4_{max}} := \frac{V_{i_{nom}} \cdot I_{o2_{max}}}{2} \cdot f_{sw} \cdot (t_{sw4_{LH}} + t_{sw4_{HL}}) + \frac{C_{oss4} \cdot V_{i_{nom}}^2 \cdot f_{sw}}{2} \quad P_{sw4_{max}} = 0.206 \text{ watt}$$

- Gate charge losses: Pgate

Average current required to drive the gate capacitor of the MOSFET:

$$I_{gate1_{avg}} := f_{sw} \cdot Q_{g1_{tot}}$$

$$I_{gate4_{avg}} := f_{sw} \cdot Q_{g4_{tot}}$$

$$I_{gate1_{avg}} = 3.8 \times 10^{-3} \text{ amp}$$

$$P_{gate1} := I_{gate1_{avg}} \cdot V_{dr}$$

$$P_{gate4} := I_{gate4_{avg}} \cdot V_{dr}$$

$$P_{gate1} = 0.019 \text{ watt}$$

-Total Q1 & Q4 losses: Ptot(max)

$$P_{mosfet1_{tot}} := P_{cond1} + P_{sw1_{max}} + P_{gate1}$$

$$P_{mosfet1_{tot}} = 0.74 \text{ watt}$$

$$P_{mosfet4_{tot}} := P_{cond4} + P_{sw4_{max}} + P_{gate4}$$

$$P_{mosfet4_{tot}} = 0.349 \text{ watt}$$

-Maximum junction temperature and heat sink requirement:

Maximum junction temperature desired:

$$T_{j_{max}} := 175 \text{ Celsius}$$

Maximum ambient temperature:

$$T_{a_{max}} := 70 \text{ Celsius}$$

-Thermal resistance junction to ambient temperature:

$$\theta_{ja1} := \frac{T_{j_{\max}} - T_{a_{\max}}}{P_{\text{mosfet1}_{\text{tot}}}}$$

$$\theta_{ja1} = 141.886 \frac{1}{\text{watt}} \text{Celsius}$$

$$\theta_{ja4} := \frac{T_{j_{\max}} - T_{a_{\max}}}{P_{\text{mosfet4}_{\text{tot}}}}$$

$$\theta_{ja4} = 301.177 \frac{1}{\text{watt}} \text{Celsius}$$

Low Side MOSFET losses: Q2, Q5

The Low side losses are mainly the conduction losses of the MOSFET, plus the losses from the external diode (during the time that both MOSFETs are off)

MOSFET: Si4840DY Siliconix

$$R_{ds2_{\text{on}}} := 0.012 \cdot \text{ohm}$$

$$R_{ds5_{\text{on}}} := 0.012 \cdot \text{ohm}$$

(Total resistance between the source and drain during the on state)

$$C_{oss2} := 50 \cdot \text{pF}$$

$$C_{oss5} := 50 \cdot \text{pF}$$

(Output capacitance)

$$Q_{g2_{\text{tot}}} := 28 \cdot \text{n} \cdot \text{coul}$$

$$Q_{g5_{\text{tot}}} := 28 \cdot \text{n} \cdot \text{coul}$$

(Total gate charge)

$$Q_{gd2} := 7.5 \cdot \text{n} \cdot \text{coul}$$

$$Q_{gd5} := 7.5 \cdot \text{n} \cdot \text{coul}$$

(Gate drain Miller charge)

$$Q_{gs2} := 6 \cdot \text{n} \cdot \text{coul}$$

$$Q_{gs5} := 6 \cdot \text{n} \cdot \text{coul}$$

(Gate to source charge)

$$V_{gs2_{\text{th}}} := 3 \cdot \text{volt}$$

$$V_{gs5_{\text{th}}} := 3 \cdot \text{volt}$$

(Threshold voltage)

- Conduction losses: Pcond

$$P_{\text{cond2}} := R_{ds2_{\text{on}}} \cdot I_{o1_{\max}}^2 \cdot (1 - D1_{\max})$$

$$P_{\text{cond2}} = 0.12 \text{ watt}$$

$$P_{\text{cond5}} := R_{ds5_{\text{on}}} \cdot I_{o2_{\max}}^2 \cdot (1 - D2_{\max})$$

$$P_{\text{cond5}} = 0.144 \text{ watt}$$

Switching losses are like before but V_{in} is just the voltage drop on the diode:

$$t_{\text{deadtime}} := 30 \text{ n} \cdot \text{sec}$$

Voltage drop on the diode: $V_{f_{\text{diode}}} := 0.6 \text{ V}$ (Or internal MOSFET body diode)

$$P_{\text{diode2}} := t_{\text{deadtime}} \cdot f_{\text{sw}} \cdot V_{f_{\text{diode}}} \cdot I_{o1_{\max}}$$

$$P_{\text{diode2}} = 0.018 \text{ W}$$

$$P_{\text{diode5}} := t_{\text{deadtime}} \cdot f_{\text{sw}} \cdot V_{f_{\text{diode}}} \cdot I_{o2_{\max}}$$

$$P_{\text{diode5}} = 0.014 \text{ W}$$

$$P_{\text{mosfet2}_{\text{tot}}} := P_{\text{cond2}} + P_{\text{diode2}}$$

$$P_{\text{mosfet2}_{\text{tot}}} = 0.138 \text{ watt}$$

$$P_{\text{mosfet5}_{\text{tot}}} := P_{\text{cond5}} + P_{\text{diode5}}$$

$$P_{\text{mosfet5}_{\text{tot}}} = 0.158 \text{ watt}$$

- Total MOSFET losses:

$$P_{\text{mosfet}_{\text{tot}}} := P_{\text{mosfet1}_{\text{tot}}} + P_{\text{mosfet2}_{\text{tot}}} + P_{\text{mosfet4}_{\text{tot}}} + P_{\text{mosfet5}_{\text{tot}}}$$

$$P_{\text{mosfet}_{\text{tot}}} = 1.385 \text{ W}$$

-Maximum efficiency:

$$\eta := \frac{P_{o_{\max}}}{P_{o_{\max}} + P_{\text{mosfet}_{\text{tot}}} + 0.002 \text{ amp} \cdot V_{i_{\max}} + R_{L1} \cdot I_{o1_{\max}}^2 + R_{L2} \cdot I_{o2_{\max}}^2} \quad \eta = 0.98$$

7) Current limit, current sensing:

In order to keep the current sense amplifier in the linear operation REGION, the maximum voltage drop across the current sense resistor R_{sns} , or across the high side MOSFET is 200mV. The minimum should be 50mV. Therefore the R_{sns} resistor has to be < of:

$$R_{\text{sns1}_{\max}} := \frac{200 \text{ mV}}{I_{o1_{\text{peak}}}} \quad R_{\text{sns1}_{\max}} = 0.035 \, \Omega$$

$$R_{\text{sns2}_{\max}} := \frac{200 \text{ mV}}{I_{o2_{\text{peak}}}} \quad R_{\text{sns2}_{\max}} = 0.045 \, \Omega$$

-Select the current sense resistors, for each channel:

$$R_{\text{sns1}_{\text{used}}} := 0.039 \cdot \Omega$$

$$R_{\text{sns2}_{\text{used}}} := 0.039 \cdot \Omega$$

$$R_{\text{sns1}_{\text{used}}} \cdot I_{o1_{\text{peak}}} = 0.222 \text{ V}$$

Rlimit set the maximum peak current limit:

$$R_{\text{limit1}} := \frac{I_{o1_{\text{peak}}} \cdot R_{\text{sns1}_{\text{used}}}}{10 \mu\text{A}} \quad R_{\text{limit1}} = 22.159 \text{ K}\Omega$$

$$R_{\text{limit2}} := \frac{I_{o2_{\text{peak}}} \cdot R_{\text{sns2}_{\text{used}}}}{10 \mu\text{A}} \quad R_{\text{limit2}} = 17.354 \text{ K}\Omega$$

- Select $R_{\text{limit1}_{\text{us}}}$ $R_{\text{limit2}_{\text{us}}}$ resistors >> than R_{limit1}

$$R_{\text{limit1}_{\text{us}}} := 47 \text{ K}\Omega$$

$$R_{\text{limit2}_{\text{us}}} := 27 \text{ K}\Omega$$

Maximum peak current limit:

$$\frac{R_{\text{limit1}_{\text{us}}} \cdot 10 \mu\text{A}}{R_{\text{sns1}_{\text{used}}}} = 12.051 \text{ A} \quad \text{Has to be } \gg \text{ than } I_{o1_{\text{peak}}} = 5.682 \text{ A}$$

$$\frac{R_{\text{limit2}_{\text{us}}} \cdot 10 \mu\text{A}}{R_{\text{sns2}_{\text{used}}}} = 6.923 \text{ A} \quad \text{Has to be } \gg \text{ than } I_{o2_{\text{peak}}} = 4.45 \text{ A}$$



8) Output voltage setting:

$$V_{\text{ref}_{\text{fb}}} := 1.2364 \cdot \text{volt} \quad I_{\text{fb}_{\max}} := 0.2 \cdot \mu\text{A}$$

$$R_{11_{\max}} := \frac{0.3\% \cdot V_{o1}}{I_{\text{fb}_{\max}}} \quad R_{11_{\max}} = 180 \text{ K}\Omega \quad \rightarrow \quad R_{11_{\text{us}}} := 4.99 \text{ K}\Omega$$


$$R_{20_{\max}} := \frac{0.3\% \cdot V_{o2}}{I_{\text{fb}_{\max}}} \quad R_{20_{\max}} = 75 \text{ K}\Omega \quad \rightarrow \quad R_{20_{\text{us}}} := 4.99 \text{ K}\Omega$$

$$R_{10} := \frac{R_{11_{\text{us}}} \cdot (V_{o1} - V_{\text{ref}_{\text{fb}}})}{V_{\text{ref}_{\text{fb}}}} \quad R_{10} = 43.441 \text{ K}\Omega$$



$$R19 := \frac{R20_{us} \cdot (V_{o2} - V_{ref_{fb}})}{V_{ref_{fb}}} \quad R19 = 15.19 \text{ K}\Omega$$

9) Compensation network:(only for channel 1)



The model of the transfer function, the selection of the proper compensation network, and the final closed loop bode plots are explained only for the first output.

The simplified model below gives very simple reliable results without going deeply into details with complex analysis:

$$i := 1..2000 \quad f_i := 100 \frac{(i-200)}{500}$$

$$w_i := f_i \cdot \frac{1}{s} \quad s_i := 2\pi \cdot j \cdot w_i$$

$$D1_{off} := 1 - D1_{nom}$$

- Gain current sense amplifier: $\rho := 5$

- Sensed current waveform into the PWM controller is: S_{n1}

$$S_{n1} := \frac{D1_{\text{off}} \cdot V_{i_{\text{nom}}}}{L1_{\text{us}}} \cdot R_{\text{sns}1_{\text{used}}} \cdot \rho \quad S_{n1} = 1.064 \times 10^5 \frac{\text{volt}}{\text{sec}}$$

-Peak to peak internal compensation ramp: $V_m := 0.25\text{V}$

- Correction ramp slope: S_e

$$S_e := V_m \cdot f_{\text{sw}} \quad S_e = 5 \times 10^4 \frac{\text{volt}}{\text{sec}}$$

- The compensation ramp factor: $mc1$

$$mc1 := 1 + \frac{S_e}{S_{n1}} \quad mc1 = 1.47$$

mc1 has to be >>> than $\frac{1}{2 \cdot D1_{\text{off}}} = 1$

- Output equivalent resistance: (at minimum and maximum load)

$$R_{\text{out}1_{\text{max}}} := \frac{V_{o1}}{I_{o1_{\text{max}}}} \quad R_{\text{out}1_{\text{max}}} = 2.4 \Omega \quad R_{\text{out}1_{\text{min}}} := \frac{V_{o1}}{I_{o1_{\text{min}}}}$$

- DC Gain: M

$$M1_{\text{max}} := \frac{R_{\text{out}1_{\text{max}}}}{R_{\text{sns}1_{\text{used}}} \cdot \rho} \cdot \frac{1}{1 + \frac{R_{\text{out}1_{\text{max}}}}{L1_{\text{us}} \cdot f_{\text{sw}}} \cdot (D1_{\text{off}} \cdot mc1 - 0.5)} \quad M1_{\text{max}} = 10.909$$


$$M1_{\text{min}} := \frac{R_{\text{out}1_{\text{min}}}}{R_{\text{sns}1_{\text{used}}} \cdot \rho} \cdot \frac{1}{1 + \frac{R_{\text{out}1_{\text{min}}}}{L1_{\text{us}} \cdot f_{\text{sw}}} \cdot (D1_{\text{off}} \cdot mc1 - 0.5)} \quad M1_{\text{min}} = 73.171$$

- Q factor: damping factor

$$Q1 := \frac{1}{\pi \cdot (D1_{\text{off}} \cdot mc1 - 0.5)} \quad Q1 = 1.354$$

The control output transfer function has three poles and one zero. Two poles are either complex conjugated that are located at half the switching frequency, or are separate real poles. When Q is < 0.5 the two poles are real poles.

Negative Q means an unstable system because the control output transfer function will have a right half plane pole. Q is a function of duty cycle and the deepness of the ramp compensation (mc). The larger the duty cycle, the higher the Q value.



-First low frequency pole:(LC filter) (The pole change with load)

$$fp1_{\max} := \frac{1}{2 \cdot \pi \cdot C1_{us} \cdot Rout1_{\max}} + \frac{1}{2 \cdot \pi \cdot L1_{us} \cdot C1_{us} \cdot fsw} \cdot (D1_{off} \cdot mc1 - 0.5) \quad fp1_{\max} = 0.113 \text{ KHz}$$

$$fp1_{\min} := \frac{1}{2 \cdot \pi \cdot C1_{us} \cdot Rout1_{\min}} + \frac{1}{2 \cdot \pi \cdot L1_{us} \cdot C1_{us} \cdot fsw} \cdot (D1_{off} \cdot mc1 - 0.5) \quad fp1_{\min} = 0.017 \text{ KHz}$$

-Single zero:(Cout*ESR)

$$fz1 := \frac{1}{2 \pi C1_{us} \cdot ESR1} \quad fz1 = 48.229 \text{ KHz}$$

- Double poles, at half the switching frequency $fn := \frac{fsw}{2}$ $fn = 100 \text{ KHz}$

$$Fh1_i := \frac{1}{1 + \frac{s_i}{2 \cdot \pi \cdot fn \cdot Q1} + \frac{(s_i)^2}{(2 \cdot \pi \cdot fn)^2}}$$


$$Fpmax_i := \frac{1 + \frac{s_i}{2 \cdot \pi \cdot fz1}}{1 + \frac{s_i}{2 \cdot \pi \cdot fp1_{\max}}}$$

$$Fpmin_i := \frac{1 + \frac{s_i}{2 \cdot \pi \cdot fz1}}{1 + \frac{s_i}{2 \cdot \pi \cdot fp1_{\min}}}$$

- The transfer function of the control loop:


$$Gs1max_i := M1_{\max} \cdot Fpmax_i \cdot Fh1_i \quad G1max_i := 20 \cdot \log(|Gs1max_i|)$$

$$Gs1min_i := M1_{\max} \cdot Fpmin_i \cdot Fh1_i \quad G1min_i := 20 \cdot \log(|Gs1min_i|)$$



— 轨迹 1


$$\text{phase}G1min_i := \arg(Gs1min_i) \cdot \frac{180}{\pi} \quad \text{phase}G1max_i := \arg(Gs1max_i) \cdot \frac{180}{\pi}$$



- Proposed loop compensation design: basic rules

- Good to have a loop gain slope of -20dB/decade
- The crossover frequency should not exceed one fifth of the switching frequency:

Crossover frequency should be $\ll \frac{f_{sw}}{5} = 40 \text{ KHz}$



- 1) Place a pole in the compensation at zero frequency, in order to increase the DC gain and therefore have higher DC regulation accuracy.
- 2) Place the first zero at first control loop pole: $\text{Zero1comp} = \text{fp1}$
- 3) Place the second pole at fz1 : $\text{Pole2comp} = \text{fz1}$
- 4) Place the second zero at fp (half the switching frequency): $\text{Zero2comp} = \text{fp}$

-Transconductance error amplifier: $g_m := 670 \cdot 10^{-6} \text{ mho}$

- Desired loop transfer function crossover frequency:

$$f_{cc} := 25 \text{ KHz}$$

It can be optimised at maximum load, or minimum load

- Gain of the compensation:

$$K_c := \frac{f_{cc}}{M1_{\max} \cdot \text{fp1}_{\max}} \quad K = 20.216$$

$$R3 := \frac{K}{g_m} \cdot \frac{R10 + R11_{us}}{R11_{us}} \quad R3 = 292.85 \text{ K}\Omega$$

$$C1 := \frac{1}{2\pi \cdot \text{fp1}_{\max} \cdot R3} \quad C1 = 4.794 \text{ nF}$$

$$C2 := \frac{1}{2\pi \cdot \text{fz1} \cdot R3} \quad C2 = 0.011 \text{ nF}$$

$$R4 := \frac{1}{2\pi \cdot \frac{\text{fsw}}{2} \cdot C2} \quad R4 = 141.238 \text{ K}\Omega$$

- Compensation DC gain:


$$K_{\text{comp}} := g_m \cdot \frac{R11_{us}}{R10 + R11_{us}}$$

$$Z1_i := R3 + \frac{1}{C1 \cdot s_i} \quad Z2_i := R4 + \frac{1}{C2 \cdot s_i}$$

$$\text{CompGain}_i := 20 \log \left[K_{\text{comp}} \cdot \frac{(Z1_i) \cdot (Z2_i)}{(Z1_i + Z2_i)} \right]$$


$$\text{CloseGainMin}_i := 20 \log \left[G_{s1\text{min}_i} \cdot K_{\text{comp}} \cdot \frac{(Z1_i) \cdot (Z2_i)}{(Z1_i + Z2_i)} \right]$$

$$\text{CloseGainMax}_i := 20 \log \left[\left| \text{Gs1max}_i \cdot \text{Kcomp} \cdot \frac{(Z1_i) \cdot (Z2_i)}{(Z1_i + Z2_i)} \right| \right]$$



..... 轨迹 1
——— 轨迹 2
——— 轨迹 3

$$\text{ClosephaseMax}_i := \arg \left[\text{Gs1max}_i \cdot \text{Kcomp} \cdot \frac{(Z1_i) \cdot (Z2_i)}{(Z1_i + Z2_i)} \right] \cdot \frac{180}{\pi} \quad \text{ClosephaseMin}_i := \arg \left[\text{Gs1min}_i \cdot \text{Kcomp} \cdot \frac{(Z1_i) \cdot (Z2_i)}{(Z1_i + Z2_i)} \right] \cdot \frac{180}{\pi}$$



——— 轨迹 1
——— 轨迹 2
- Review selected compensation network: (Only with one capacitor and one resistor in series: (one pole and one zero like the demoboard))

$$\text{C1comp} := 4.7\text{nF} \quad \text{R3comp} := 300\text{K}\Omega$$

$$Z1_{\text{comp}_i} := \text{R3comp} + \frac{1}{\text{C1comp} \cdot s_i}$$



$$\text{CompGain1}_i := 20 \log(|K_{\text{comp}} \cdot Z1_{\text{comp}_i}|)$$

$$\text{CloseGainMax1}_i := 20 \log(|G_{s1\text{max}_i} \cdot K_{\text{comp}} \cdot Z1_{\text{comp}_i}|)$$

$$\text{ClosephaseMax1}_i := \arg(G_{s1\text{max}_i} \cdot K_{\text{comp}} \cdot Z1_{\text{comp}_i}) \cdot \frac{180}{\pi}$$

$$\text{CloseGainMin1}_i := 20 \log(|G_{s1\text{min}_i} \cdot K_{\text{comp}} \cdot Z1_{\text{comp}_i}|)$$

$$\text{ClosephaseMin1}_i := \arg(G_{s1\text{min}_i} \cdot K_{\text{comp}} \cdot Z1_{\text{comp}_i}) \cdot \frac{180}{\pi}$$



References:

1. National, LM5642 High Voltage, Dual Synchronous Buck Converter Datasheet
2. National, LM2633 Dual Phase Synchronous Triple regulator Datasheet (Compensation section)

3. C. Richardson, National Semiconductor, AN-1292 LM5642 Evaluation Board
4. Pressman, "Switching Power Supply Design"
5. R. Ridley, Designer's Series Part V Current Mode Control Modelling.
6. S. Maniktala, National Semiconductor, AN-1197 Selecting Inductors for Buck Converters