




REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

INDIVIDUAL GROUND PLANES ARE NECESSARY FOR PROPER NOISE REJECTION AND STABILITY OF THESE CIRCUITS

NOTE: The ground reference per circuit block is unique

The most negative connection of CELL0 is the ground reference for each chip.

DO NOT connect ground references from different chips

Only the ground reference CELL0 of circuit 1 is safe to connect non-isolated test equipment grounds.

EXTERNAL POWER 5VDC @200mA

ALL RESISTERS 1% UNLESS NOTED

- 1

- POPULATE THESE COMPONENTS TO STACK SOUTH
USE 1K 0603 RESISTORS OR ADJUST AS NEEDED
- 2

- REMOVE THESE COMPONENTS TO STACK SOUTH
- 3

- REMOVE THESE COMPONENTS TO STACK NORTH
- 4

- POPULATE THESE COMPONENTS TO STACK NORTH
USE 1K 0603 RESISTORS OR ADJUST AS NEEDED
- 5


- THESE CAPACITORS ARE USED IN DESIGNS THAT HAVE
HIGH NOISE LEVELS WHEN STACKING IC'S. USE 22pF - 100pF CAPS AS NEEDED
(33pF 50V 0603 NPO 10% ARE THE DEFAULT CAPACITORS)
- 6

- LOCATE THESE RESISTORS
CLOSE TO THE MOST NORTH IC
- 7

- LOCATE THESE RESISTORS
CLOSE TO THE MOST SOUTH IC
- 8

- LOCATE THESE RESISTORS
CLOSE TO THE MOST NORTH IC
- 9

- LOCATE THESE RESISTORS
CLOSE TO THE MOST SOUTH IC



- SOUTH**
- 1 - ALERT
2 - DRDY
3 - FAULT
4 - CONV
5 - VSS
6 - VSS
7 - SCLK
8 - CS
9 - SDO
10 - SDI

COMPANY: Texas Instruments			
TITLE: bq76PL536AEVM-3 Stack Design			
<Code>			
DRAWN: GORDON VARNEY	DATED: 2/22/2012	CODE:	SIZE:
CHECKED: <Checked By>	DATED: <Checked Date>	DRAWING NO:	REV:
QUALITY CONTROL: <QC By>	DATED: <QC Date>	D	PWR004
RELEASED: <Released By>	DATED: <Release Date>	E3	

DRAWN: GORDON VARNEY	DATED: 2/22/2012
CHECKED: <Checked By>	DATED: <Checked Date>
QUALITY CONTROL: <QC By>	DATED: <QC Date>
RELEASED: <Released By>	DATED: <Release Date>

SHEET 1

D

C

B

A

D

C

B

A

ALL RESISTERS 1% UNLESS NOTED

** - Locate these components very close to U1.

[10] - THESE RESISTORS ARE USED TO INCREASE THE CURRENT LEVELS IN THE VERTICAL COMMS LINES IN DESIGNS THAT HAVE HIGH NOISE LEVELS OR LONG CABLE LENGTHS IN THE VERTICAL COMMS USE 2.0MEG RESISTORS WHEN NEEDED.


THE GP1A FILTER COMPONENTS ARE NOT POPULATED

[11] - REMOVE THESE PARTS AND POPULATE THE FILTER AS NEEDED

[S] - SLAVE MODE REMOVE THE H RESISTOR USE A 100K RESISTOR IN THE S LOCATION

[H] - HOST MODE REMOVE THE S RESISTOR USE A 0R0 RESISTOR IN THE H POSITION (DEFAULT)

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:




DRAWN: GORDON VARNEY		DATED: 2/22/2012		<Code>				
CHECKED: <Checked By>		DATED: <Checked Date>		CODE:	SIZE:	DRAWING NO: CIRCUIT 1 PWR004		REV:
QUALITY CONTROL: <QC By>		DATED: <QC Date>			D			E3
RELEASED: <Released By>		DATED: <Release Date>		SCALE: <Scale>			SHEET: 2 OF 5	

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

ALL RESISTERS 1% UNLESS NOTED

** - Locate these components very close to U2.

THE GPIA FILTER COMPONENTS ARE NOT POPULATED
 [12] - REMOVE THESE PARTS AND POPULATE THE FILTER AS NEEDED




CAUTION
HIGH VOLTAGE

GROUND PLANE OF CIRCUIT 2
 ┌-----
 │ EXTEND THE GROUND PLANE
 │ UNDER THE SOUTH COMM LINES
 │ TO JUST BELOW THE NORTH
 │ COMM PINS OF THE CHIP BELOW

Drawing and circuit design subject to change without notice.
Copyright (c) 2011 Texas Instruments, Inc. All rights reserved.

SHEET 3

		COMPANY: Texas Instruments			
		TITLE: bq76PL536AEVM-3 Stack Design <Code>			
DRAWN: GORDON VARNEY	DATED: 2/22/2012				
CHECKED: <Checked By>	DATED: <Checked Date>	CODE:	SIZE: D	DRAWING NO: CIRCUIT 2 PWR004	REV: E3
QUALITY CONTROL: <QC By>	DATED: <QC Date>				
RELEASED: <Released By>	DATED: <Release Date>	SCALE: <Scale>			SHEET: 3 OF 5

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:


ALL RESISTERS 1% UNLESS NOTED

** - Locate these components
very close to U3.

THE GPIA FILTER COMPONENTS ARE NOT POPULATED

13 - REMOVE THESE PARTS AND POPULATE THE FILTER AS NEEDED

14 - THIS RESISTOR IS USED TO INCREASE THE CURRENT LEVELS IN THE
VERTICAL COMMS LINES IN DESIGNS THAT HAVE HIGH NOISE LEVELS
OR LONG CABLE LENGTHS IN THE VERTICAL COMM PATHS.
USE A 512K RESISTOR WHEN NEEDED



CAUTION
HIGH VOLTAGE

GROUND PLANE OF CIRCUIT 3
EXTEND THE GROUND PLANE
UNDER THE SOUTH COMM LINES
TO JUST BELOW THE NORTH
COMM PINS OF THE CHIP BELOW


DRAWN: GORDON VARNEY		DATED: 2/22/2012		<Code>			
CHECKED: <Checked By>		DATED: <Checked Date>		CODE:	SIZE:	DRAWING NO:	REV:
QUALITY CONTROL: <QC By>		DATED: <QC Date>			D	CIRCUIT 3 PWR004	E3
RELEASED: <Released By>		DATED: <Release Date>		SCALE: <Scale>			SHEET: 4 OF 5

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

ALL RESISTERS 1% UNLESS NOTED

CAUTION: WHEN USING AN EXTERNAL MICROCONTROLLER
PULL UP RESISTORS CAN APPLY VOLTAGE TO THE MICRO WHEN
THE MICRO IS POWERED DOWN.

ISOLATION BOUNDRY
48 MIL ISOLATION REQUIRED



DATA FLAGS

- 3.3V_SW [1,5]
- FAULT [1]
- ALERT [1]
- DRDY [1]
- CONV [1]

SPI / I2C

- GPIO0/I2C(SDA) [1]
- GPIO1/I2C(SCL) [1]
- CS [1]
- SIMO [1]
- SCLK [1]
- SOMI [1]

USB
INPUT
4.5-5.5VDC

- 5V_SW [1,5]

JP19 A = 3.3VDC
JP19 B = 5.0VDC

COMPANY: Texas Instruments				
TITLE: bq76PL536AEVM-3 Stack Design <Code>				
DRAWN: GORDON VARNEY	DATED: 2/22/2012	CODE:	SIZE: D	DRAWING NO: ISOLATOR PWR004
CHECKED: <Checked By>	DATED: <Checked Date>			REV: E3
QUALITY CONTROL: <QC By>	DATED: <QC Date>			
RELEASED: <Released By>	DATED: <Release Date>	SCALE: <Scale>		SHEET: 5 OF 5