



www.ti.com.cn

10 mm x 10 mm x 4.3 mm

ZHCSBC7A-JULY 2013-REVISED JULY 2013

具有 2.95V-17V 输入电压和电流均流功能,采用四方扁平无引线 (QFN) 封装的10A SIMPLE SWITCHER® 电源模块


查询样品: LMZ31710

特性

- 完整的集成式电源解决方案可实现 小型器件封装、 半高设计
- 10mm x 10mm x 4.3mm 封装与 LMZ31707 & LMZ31704 引脚兼容
- 效率高达 95%
- 环保模式 (Eco-Mode) / 轻负载效率 (LLE)
- 宽输出电压调节范围 0.6V 至 5.5V, 基准精度为 . 1%
- 支持针对更高电流的并联运行
- 可选分离电源轨可实现低至 2.95V 的输入电压
- 可调开关频率(200kHz 至 1.2MHz)
- 与一个外部时钟同步
- 提供 180°异相位时钟信号
- 可调节慢启动 .
- 输出电压排序/跟踪
- 电源正常输出 ٠
- 可编程欠压锁定 (UVLO) •
- 过流&过热保护
- 预偏置输出启动
- 运行温度范围: -40°C 至 85°C
- 增强散热性能: 13.3°C/W
- 符合 EN55022 B 类辐射标准 . -集成屏蔽电感器

应用范围

- 宽带和通信基础设施
- 自动化测试和医疗设备
- 紧凑型外设组件互连接口 (PCI) / PCI 快速接口 / PCI 扩展 (PXI) 快速接口
- 数字信号处理器 (DSP) + 现场可编程门阵列 (FPGA) 负载点应用



A


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

说明

LMZ31710 SIMPLE SWITCHER 电源模块是一款易于 使用的集成式电源解决方案,此解决方案在一个半高的 QFN 封装内组合了一个带有功率金属氧化物半导体场 效应晶体管 (MOSFET) 的 10A DC/DC 转换器、一个 屏蔽电感器以及无源元件。这个整体电源解决方案仅 **需三个外部元件**,并免除了环路补偿和磁性部件选择过 程。

10mm x 10mm x 4.3mm QFN 封装可以很轻松地焊接 到一个印刷电路板上,并且可实现一个紧凑的负载点设 计。可实现 95% 以上的效率以及热阻抗为 13.3℃/W 的出色功率耗散能力。LMZ31710 提供离散负载点设 计的灵活性和特性集,并且非常适合为广泛的集成电路 (IC) 和系统供电。 先进的封装技术可提供一个与标准 QFN 贴装和测试技术兼容的稳健耐用且可靠的电源解 决方案。

图 1. 简化的应用



LMZ31710



ZHCSBC7A-JULY 2013-REVISED JULY 2013



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating temperating	ture range (unless otherwise noted)	MIN	MAX	UNIT
	VIN, PVIN	-0.3	20	V
Input Voltage	INH/UVLO, PWRGD, RT/CLK, SENSE+	-0.3	6	V
	ILIM, VADJ, SS/TR, STSEL, SYNC_OUT, ISHARE, OCP_SEL	-0.3	3	V
	PH	-1.0	20	V
Output Voltage	PH 10ns Transient	-3.0	20	V
	VOUT	-0.3	6	V
Courses Ourseast	RT/CLK, INH/UVLO		±100	μA
Source Current	PH		current limit	А
	PH		current limit	А
Sink Current	PVIN		current limit	А
	PWRGD	-0.1	2	mA
Operating Junction Tem	perature	-40	125 ⁽²⁾	°C
Storage Temperature		-65	150	°C
Mechanical Shock Mil-STD-883D, Method 2002.3, 1 msec, 1/2 sine, mounted				G
Mechanical Vibration Mil-STD-883D, Method 2007.2, 20-2000Hz 20				

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) See the temperature derating curves in the Typical Characteristics section for thermal information.

RECOMMENDED OPERATING CONDITIONS

over operating free	-air temperature range (unless otherwise noted)	MIN	NOM MAX	UNIT
PVIN	Input Switching Voltage	2.95	17	V
V _{IN}	Input Bias Voltage	4.5	17	V
V _{OUT}	Output Voltage	0.6	5.5	V
f _{SW}	Switching Frequency	200	1200	kHz

PACKAGE SPECIFICATIONS

	LMZ31710			
Weight		1.45 grams		
Flammability	Meets UL 94 V-O			
MTBF Calculated reliability	Per Bellcore TR-332, 50% stress, $T_A = 40^{\circ}C$, ground benign	37.4 MHrs		

Table 1. ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this datasheet, or see the TI website at www.ti.com.

www.ti.com.cn

ELECTRICAL CHARACTERISTICS

Over -40°C to 85°C free-air temperature, $PV_{IN} = V_{IN} = 12 V$, $V_{OUT} = 1.8 V$, $I_{OUT} = 10 A$, $C_{IN} = 0.1 \mu F + 2 \times 22 \mu F$ ceramic + 100 μF bulk, $C_{OUT} = 4 \times 47 \mu F$ ceramic (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
l _{оит}	Output current	$T_A = 85^{\circ}C$, natural co	nvection		0 ⁽¹⁾		10	А
V _{IN}	Input bias voltage range	Over output current ra	ange		4.5		17	V
PV _{IN}	Input switching voltage range	Over output current ra	ange		2.95 ⁽²⁾		17 ⁽³⁾	V
		V _{IN} Increasing				4.0	4.5	N
UVLO	V _{IN} Undervoltage lockout	V _{IN} Decreasing			3.5	3.85		V
V _{OUT(adj)}	Output voltage adjust range	Over output current ra	ange		0.6		5.5	V
	Set-point voltage tolerance	$T_A = 25^{\circ}C$, $I_{OUT} = 0$ A	L .				±1% ⁽⁴⁾	
	Temperature variation	$-40^{\circ}\mathrm{C} \leq \mathrm{T_{A}} \leq +85^{\circ}\mathrm{C},$	I _{OUT} = 0 A			±0.2%		
V _{OUT}	Line regulation	Over input voltage rat	nge			±0.1%		
	Load regulation	Over output current ra	ange			±0.2%		
Total output voltage variation		Includes set-point, lin	<mark>e, load, and te</mark> i	mperature variation			±1.5% ⁽⁴⁾	
				V_{OUT} = 5.0 V, f _{SW} = 1 MHz		93 %		
				V_{OUT} = 3.3 V, f _{SW} = 750 kHz		92 %		
				V_{OUT} = 2.5 V, f _{SW} = 750 kHz		90 %		
		$P_{VIN} = V_{IN} = 12 V$ $I_O = 5 A$		V_{OUT} = 1.8 V, f _{SW} = 500 kHz		89 %		
		10 - 0 / 1		V _{OUT} = 1.2 V, f _{SW} = 300 kHz		86 %		
				V_{OUT} = 0.9 V, f _{SW} = 250 kHz	84 %			
η	Efficiency			V _{OUT} = 0.6 V, f _{SW} = 200 kHz		81 %		
		P _{VIN} = V _{IN} = 5 V I _O = 5 A		$V_{OUT} = 3.3 \text{ V}, \text{ f}_{SW} = 750 \text{ kHz}$		94 %		
				V _{OUT} = 2.5 V, f _{SW} = 750 kHz		93 %		
				V _{OUT} = 1.8 V, f _{SW} = 500 kHz		92 %		
				V_{OUT} = 1.2 V, f_{SW} = 300 kHz		89 %		
				V_{OUT} = 0.9 V, f _{SW} = 250 kHz		87 %		
		V _{OUT} = 0.6 V		V_{OUT} = 0.6 V, f _{SW} = 200 kHz		83 %		
	Output voltage ripple	20 MHz bandwith				14		mV _{P-P}
	Current limit threshold	ILIM pin open				15		А
I _{LIM}		ILIM pin to AGND				12		А
	Transient reasons	1.0 A/µs load step fro	m	Recovery time		100		μs
	Transient response	25 to 75% I _{OUT(max)}	25 to 75% I _{OUT(max)} VOUT over/undershoot			80		mV
	Inhibit threshold voltage	Inhibit High Voltage			1.3		open ⁽⁵⁾	V
V _{INH}	Inhibit threshold voltage	Inhibit Low Voltage	Inhibit Low Voltage				1.1	v
1	INH Input current	V _{INH} < 1.1 V				-1.15		μA
I _{INH}	INH Hysteresis current	V _{INH} > 1.3 V				-3.3		μA
I _{I(stby)}	Input standby current	INH pin to AGND				2	10	μA
		V ricing		Good		95%		
		V _{OUT} rising		Fault		108%		
Power Good	PWRGD Thresholds	V folling		Fault		91%		
		V _{OUT} falling Good		Good		104%		
	PWRGD Low Voltage	I(PWRGD) = 0.5 mA					0.3	V
f _{sw}	Switching frequency	R _{RT} = 169 kΩ			400	500	600	kHz
f _{CLK}	Synchronization frequency				200		1200	kHz
V _{CLK-H}	CLK High-Level				2.0		5.5	V
V _{CLK-L}	CLK Low-Level	CLK Control	CLK Control				0.5	V
D _{CLK}	CLK Duty Cycle	1			20	50	80	%

See Light Load Efficiency (LLE) section for more information for output voltages < 1.5 V. (1)

(2)

The minimum P_{VIN} is 2.95 V or (V_{OUT} + 0.7 V), whichever is greater. See Table 9 for more details. The maximum PV_{IN} voltage is 17 V or (22 x V_{OUT}), whichever is less. See Table 9 for more details. (3)

- The stated limit of the set-point voltage tolerance includes the tolerance of both the internal voltage reference and the internal (4)adjustment resistor. The overall output voltage tolerance will be affected by the tolerance of the external R_{SET} resistor.
- Value when no voltage divider is present at the INH/UVLO pin. This pin has an internal pull-up. If it is left open, the device operates (5) when input power is applied. A small, low-leakage MOSFET is recommended for control. Do not tie this pin to VIN.

www.ti.com.cn

ELECTRICAL CHARACTERISTICS (continued)

Over -40°C to 85°C free-air temperature, $PV_{IN} = V_{IN} = 12 V$, $V_{OUT} = 1.8 V$, $I_{OUT} = 10 A$, $C_{IN} = 0.1 \mu F + 2 \times 22 \mu F$ ceramic + 100 μF bulk, $C_{OUT} = 4 \times 47 \mu F$ ceramic (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT		
Thermal Shutdown		Thermal shutdown		175		°C	
		Thermal shutdown hysteresis		10		°C	
		Ceramic	44 ⁽⁶⁾				
C _{IN} Exter	External input capacitance	Non-ceramic		100 ⁽⁶⁾		μF	
		Ceramic	47 ⁽⁷⁾	200	1500		
C _{OUT} External output	External output capacitance	Non-ceramic		220 ⁽⁷⁾	5000 ⁽⁸⁾	μF	
		Equivalent series resistance (ESR)			35	mΩ	

(6) A minimum of 44 µF of external ceramic capacitance is required across the input (VIN and PVIN connected) for proper operation. An additional 100 µF of bulk capacitance is recommended. It is also recommended to place a 0.1 µF ceramic capacitor directly across the PVIN and PGND pins of the device. Locate the input capacitance close to the device. When operating with split VIN and PVIN rails, place 4.7µF of ceramic capacitance directly at the VIN pin. See Table 6 for more details.

(7) The amount of required output capacitance varies depending on the output voltage (see Table 5). The amount of required capacitance must include at least 1x 47µF ceramic capacitor. Locate the capacitance close to the device. Adding additional capacitance close to the load improves the response of the regulator to load transients. See Table 5 and Table 6 more details.

THERMAL INFORMATION

		LMZ31710	
	THERMAL METRIC ⁽¹⁾	RVQ42	UNIT
		42 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	13.3	
Ψ_{JT}	Junction-to-top characterization parameter ⁽³⁾	1.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter ⁽⁴⁾	5.3	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953. The junction-to-ambient thermal resistance, θ_{JA} , applies to devices soldered directly to a 100 mm x 100 mm double-sided PCB with (2)

2 oz. copper and natural convection cooling. Additional airflow reduces θ_{JA} . The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature, T_J, of a device in a real system, using a (3)procedure described in JESD51-2A (sections 6 and 7). $T_J = \psi_{JT}^*$ Pdis + T_T ; where Pdis is the power dissipated in the device and T_T is the temperature of the top of the device.


The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature, T_J, of a device in a real system, using a (4) procedure described in JESD51-2A (sections 6 and 7). $T_J = \psi_{JB} * Pdis + T_B$; where Pdis is the power dissipated in the device and T_B is the temperature of the board 1mm from the device.

The maximum output capacitance of 5000 uF includes the combination of both ceramic and non-ceramic capacitors. It may be (8)necessary to increase the slow start time when turning on into the maximum capacitance. See the Slow Start (SS/TR) section for information on adjusting the slow start time.



www.ti.com.cn

ZHCSBC7A-JULY 2013-REVISED JULY 2013



DEVICE INFORMATION

Copyright © 2013, Texas Instruments Incorporated

NSTRUMENTS

Texas

Table 2. PIN DESCRIPTIONS

TERMINAL		DESCRIPTION					
NAME	NO.	DESCRIPTION					
	2	Zero volt reference for the analog control circuit. These pins are not connected together internal to the					
AGND	23	device and must be connected to one another using an AGND plane of the PCB. These pins are associated with the internal analog ground (AGND) of the device. See Layout Recommendations.					
_	20						
_	bypass capacitors associated with PVIN and VOUT.						
PGND	31						
_	32						
_	33						
VIN	3	Input bias voltage pin. Supplies the control circuitry of the power converter. Connect this pin to the input bias supply. Connect bypass capacitors between this pin and PGND.					
	1						
_	11						
PVIN	12	Input switching voltage. Supplies voltage to the power switches of the converter. Connect these pins to the input supply. Connect bypass capacitors between these pins and PGND.					
=	39						
-	40						
	34						
-	35						
-	36	Output voltage. These pins are connected to the internal output inductor. Connect these pins to the output					
VOUT -	37	load and connect external bypass capacitors between these pins and PGND.					
-	38						
-	41						
	10						
-	13						
-	10						
<u> </u>	14						
_ PH	16	Phase switch node. These pins must be connected to one another using a small copper island under the device for thermal relief. Do not place any external component on these pins or tie them to a pin of another					
-	10	function.					
-	17						
-	18						
-							
42							
DNC _	5 9	Do Not Connect. Do not connect these pins to AGND, to another DNC pin, or to any other voltage. These					
DINC -	24	pins are connected to internal circuitry. Each pin must be soldered to an isolated pad.					
ISHARE	24	Current share pin. Connect this pin to other LMZ31710 device's ISHARE pin when paralleling multple LMZ31710 devices. When unused, treat this pin as a Do Not Connect (DNC) and leave it isolated from all other signals or ground.					
OCP_SEL	4	Over current protection select pin. Leave this pin open for hiccup mode operation. Connect this pin to AGND for cycle-by-cycle operation. See Overcurrent Protection for more details.					
ILIM	6	Current limit pin. Leave this pin open for full current limit threshold. Connect this pin to AGND to reduce the current limit threshold by appoximately 3 A.					
SYNC_OUT	7	Synchronization output pin. Provides a 180° out-of-phase clock signal.					
PWRGD	8	Power Good flag pin. This open drain output asserts low if the output voltage is more than approximately ±6% out of regulation. A pull-up resistor is required.					
RT/CLK	22	This pin is connected to an internal frequency setting resistor which sets the default switching frequency. An external resistor can be connected from this pin to AGND to increase the frequency. This pin can also be used to synchronize to an external clock.					
VADJ	26	Connecting a resistor between this pin and AGND sets the output voltage.					
SENSE+	27	Remote sense connection. This pin must be connected to VOUT at the load or at the device pins. Connect this pin to VOUT at the load for improved regulation.					

 \bigcirc


www.ti.com.cn

EXAS

INSTRUMENTS

Table 2. PIN DESCRIPTIONS (continued)

TERMINAL		DESCRIPTION	
NAME	NO.	DESCRIPTION	
SS/TR	28	Slow-start and tracking pin. Connecting an external capacitor to this pin adjusts the output voltage rise time. A voltage applied to this pin allows for tracking and sequencing control.	
STSEL	29	Slow-start or track feature select. Connect this pin to AGND to enable the internal SS capacitor. Leave this pin open to enable the TR feature.	
INH/UVLO	30	Inhibit and UVLO adjust pin. Use an open drain or open collector logic device to ground this pin to control the INH function. A resistor divider between this pin, AGND, and PVIN/VIN sets the UVLO voltage.	



Copyright © 2013, Texas Instruments Incorporated




LMZ31710

TEXAS INSTRUMENTS

ZHCSBC7A-JULY 2013-REVISED JULY 2013

www.ti.com.cn





(1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 2, Figure 3, and Figure 4.


(2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm × 100 mm double-sided PCB with 2 oz. copper. Applies to Figure 6 and Figure 7.



ZHCSBC7A – JULY 2013 – REVISED JULY 2013

www.ti.com.cn

TYPICAL CHARACTERISTICS (PVIN = VIN = 5 V) (1) (2)



Output Current (A) Figure 12. Safe Operating Area

6

8

10

(1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 9, and Figure 10.


2

0


(2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm x 100 mm double-sided PCB with 2 oz. copper. Applies to Figure 12.

4

TEXAS INSTRUMENTS



www.ti.com.cn



- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 13, Figure 14, and Figure 15.
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm x 100 mm double-sided PCB with 2 oz. copper. Applies to Figure 17.



APPLICATION INFORMATION

Adjusting the Output Voltage

The VADJ control sets the output voltage of the LMZ31710. The output voltage adjustment range is from 0.6V to 5.5V. The adjustment method requires the addition of R_{SET} , which sets the output voltage, the connection of SENSE+ to VOUT, and in some cases R_{RT} which sets the switching frequency. The R_{SET} resistor must be connected directly between the VADJ (pin 26) and AGND (pin 23). The SENSE+ pin (pin 27) must be connected to VOUT either at the load for improved regulation or at VOUT of the device. The R_{RT} resistor must be connected directly between the RT/CLK (pin 22) and AGND (pin 23). Table 3 gives the standard external R_{SET} resistor for a number of common bus voltages, along with the recommended R_{RT} resistor for that output voltage.

RESISTORS	OUTPUT VOLTAGE V _{OUT} (V)						
	0.9	1.0	1.2	1.8	2.5	3.3	5.0
R _{SET} (kΩ)	2.87	<mark>2.15</mark>	1.43	0.715	0.453	0.316	0.196
R _{RT} (kΩ)	1000	<mark>1000</mark>	487	169	90.9	90.9	63.4

For other output voltages, the value of the required resistor can either be calculated using the following formula, or simply selected from the range of values given in Table 4.

$$\mathsf{R}_{\mathsf{SET}} = \frac{1.43}{\left(\left(\frac{\mathsf{V}_{\mathsf{OUT}}}{0.6} \right) - 1 \right)} \, \left(\mathsf{k}\Omega \right)$$

(1)

V _{OUT} (V)	R _{SET} (kΩ)	R _{RT} (kΩ)	f _{SW} (kHz)	V _{OUT} (V)	R _{SET} (kΩ)	R _{RT} (kΩ)	f _{SW} (kHz)
0.6	open	OPEN	200	3.1	0.348	90.9	750
0.7	8.66	OPEN	200	3.2	0.332	90.9	750
0.8	4.32	OPEN	200	3.3	0.316	90.9	750
0.9	2.87	1000	250	3.4	0.309	90.9	750
<mark>1.0</mark>	<mark>2.15</mark>	1000	<mark>250</mark>	3.5	0.294	90.9	750
1.1	1.74	1000	250	3.6	0.287	90.9	750
1.2	1.43	487	300	3.7	0.280	90.9	750
1.3	1.24	487	300	3.8	0.267	90.9	750
1.4	1.07	487	300	3.9	0.261	90.9	750
1.5	0.953	487	300	4.0	0.255	90.9	750
1.6	0.866	487	300	4.1	0.243	63.4	1000
1.7	0.787	487	300	4.2	0.237	63.4	1000
1.8	0.715	169	500	4.3	0.232	63.4	1000
1.9	0.665	169	500	4.4	0.226	63.4	1000
2.0	0.619	169	500	4.5	0.221	63.4	1000
2.1	0.576	169	500	4.6	0.215	63.4	1000
2.2	0.536	169	500	4.7	0.210	63.4	1000
2.3	0.511	169	500	4.8	0.205	63.4	1000
2.4	0.475	169	500	4.9	0.200	63.4	1000
2.5	0.453	90.9	750	5.0	0.196	63.4	1000
2.6	0.432	90.9	750	5.1	0.191	63.4	1000
2.7	0.412	90.9	750	5.2	0.187	63.4	1000
2.8	0.392	90.9	750	5.3	0.182	63.4	1000
2.9	0.374	90.9	750	5.4	0.178	63.4	1000
3.0	0.357	90.9	750	5.5	0.174	63.4	1000

Table 4. Standard R_{SET} Resistor Values



www.ti.com.cn

Capacitor Recommendations for the LMZ31710 Power Supply

Capacitor Technologies

Electrolytic, Polymer-Electrolytic Capacitors

When using electrolytic capacitors, high-quality, computer-grade electrolytic capacitors are recommended. Polymer-electrolytic type capacitors are recommended for applications where the ambient operating temperature is less than 0°C. The Sanyo OS-CON capacitor series is suggested due to the lower ESR, higher rated surge, power dissipation, ripple current capability, and small package size. Aluminum electrolytic capacitors provide adequate decoupling over the frequency range of 2 kHz to 150 kHz, and are suitable when ambient temperatures are above 0°C.

Ceramic Capacitors

The performance of aluminum electrolytic capacitors is less effective than ceramic capacitors above 150 kHz. Multilayer ceramic capacitors have a low ESR and a resonant frequency higher than the bandwidth of the regulator. They can be used to reduce the reflected ripple current at the input as well as improve the transient response of the output.

Tantalum, Polymer-Tantalum Capacitors

Polymer-tantalum type capacitors are recommended for applications where the ambient operating temperature is less than 0°C. The Sanyo POSCAP series and Kemet T530 capacitor series are recommended rather than many other tantalum types due to their lower ESR, higher rated surge, power dissipation, ripple current capability, and small package size. Tantalum capacitors that have no stated ESR or surge current rating are not recommended for power applications.

Input Capacitor

The LMZ31710 requires a minimum input capacitance of 44 μ F of ceramic type. An additional 100 μ F of nonceramic capacitance is recommended for applications with transient load requirements. The voltage rating of input capacitors must be greater than the maximum input voltage. At worst case, when operating at 50% duty cycle and maximum load, the combined ripple current rating of the input capacitors must be at least 5 Arms. Table 6 includes a preferred list of capacitors by vendor. It is also recommended to place a 0.1 μ F ceramic capacitor directly across the PVIN and PGND pins of the device. When operating with split VIN and PVIN rails, place 4.7 μ F of ceramic capacitance directly at the VIN pin.

Output Capacitor

The required output capacitance is determined by the output voltage of the LMZ31710. See Table 5 for the amount of required capacitance. The effects of temperature and capacitor voltage rating must be considered when selecting capacitors to meet the minimum required capacitance. The required output capacitance can be comprised of all ceramic capacitors, or a combination of ceramic and bulk capacitors. The required capacitance must include at least one 47 μ F ceramic. When adding additional non-ceramic bulk capacitors, low-ESR devices like the ones recommended in Table 6 are required. The required capacitance above the minimum is determined by actual transient deviation requirements. See Table 7 for typical transient response values for several output voltage, input voltage and capacitance combinations. Table 6 includes a preferred list of capacitors by vendor.

V _{OUT} R	ANGE (V)	
MIN	MAX	MINIMUM REQUIRED C _{OUT} (μF)
0.6	< 0.8	500 µF ⁽¹⁾
<mark>0.8</mark>	<mark>< 1.2</mark>	<mark>300 µF⁽¹⁾</mark>
1.2	< 3.0	200 µF ⁽¹⁾
3.0	< 4.0	100 µF ⁽¹⁾
4.0	5.5	47 µF ceramic

Table 5. Required Output Capacitance

(1) Minimum required must include at least one 47 μF ceramic capacitor.

www.ti.com.cn

VENDOR			CAP	CAPACITOR CHARACTERISTICS			
	SERIES	PART NUMBER	WORKING VOLTAGE (V)	CAPACITANCE (µF)	ESR ⁽²⁾ (mΩ)		
Murata	X5R	GRM32ER61E226K	25	22	2		
TDK	X5R	C3225X5R0J107M	6.3	100	2		
TDK	X5R	C3225X5R0J476K	6.3	47	2		
Murata	X5R	GRM32ER60J107M	6.3	100	2		
Murata	X5R	GRM32ER60J476M	6.3	47	2		
Panasonic	EEH-ZA	EEH-ZA1E101XP	25	100	30		
Sanyo	POSCAP	16TQC68M	16	68	50		
Kemet	T520	T520V107M010ASE025	10	100	25		
Sanyo	POSCAP	10TPE220ML	10	220	25		
Sanyo	POSCAP	6TPE100MI	6.3	100	25		
Sanyo	POSCAP	2R5TPE220M7	2.5	220	7		
Kemet	T530	T530D227M006ATE006	6.3	220	6		
Kemet	T530	T530D337M006ATE010	6.3	330	10		
Sanyo	POSCAP	2TPF330M6	2.0	330	6		
Sanyo	POSCAP	6TPE330MFL	6.3	330	15		

Table 6. Recommended Input/Output Capacitors⁽¹⁾

(1) Capacitor Supplier Verification, RoHS, Lead-free and Material Details Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table.

(2) Maximum ESR @ 100kHz, 25°C.

Transient Response

Table 7. Output Voltage Transient Response

_{IN1} = 3x 47 μ	F CERAMIC, (C _{IN2} = 100 μF POLYME	R-TANTALUM			
				VOLTAGE DE		
V _{OUT} (V)	V _{IN} (V)	C _{OUT1} Ceramic	C _{OUT2} BULK	2.5 A LOAD STEP, (1 A/µs)	5 A LOAD STEP, (1 A/μs)	RECOVERY TIME (μs)
0.0	5	500 µF	220 µF	25	60	100
0.6	12	500 µF	220 µF	30	65	100
	r	300 µF	220 µF	40	85	100
	5	300 µF	470 µF	35	70	110
0.9	0.9 12	300 µF	220 µF	45	90	100
		300 µF	470 µF	35	75	110
		200 µF	220 µF	55	110	110
1.0		200 µF	470 µF	45	90	110
1.2		200 µF	220 µF	55	110	110
	12	200 µF	470 µF	45	90	110
		200 µF	220 µF	70	140	130
1.0	5	200 µF	470 µF	60	120	140
1.8	10	200 µF	220 µF	70	145	140
	12	200 µF	470 µF	55	120	150
	5	100 µF	220 µF	115	230	200
3.3	12	100 µF	220 µF	120	240	200



www.ti.com.cn

Transient Waveforms




Figure 20. PVIN = 12V, VOUT = 1.2V, 2.5A Load Step

Figure 21. PVIN = 5V, VOUT = 1.2V, 2.5A Load Step






Figure 22. PVIN = 12V, VOUT = 1.8V, 2.5A Load Step

Figure 23. PVIN = 5V, VOUT = 1.8V, 2.5A Load Step

Application Schematics





Figure 24. Typical Schematic PVIN = VIN = 4.5 V to 17 V, VOUT = 1.2 V

LMZ31710

ZHCSBC7A-JULY 2013-REVISED JULY 2013



www.ti.com.cn






Figure 26. Typical Schematic PVIN = 3.3 V, VIN = 4.5 V to 17 V, VOUT = 1.0 V



VIN and PVIN Input Voltage

The LMZ31710 allows for a variety of applications by using the VIN and PVIN pins together or separately. The VIN voltage supplies the internal control circuits of the device. The PVIN voltage provides the input voltage to the power converter system.

If tied together, the input voltage for the VIN pin and the PVIN pin can range from 4.5 V to 17 V. If using the VIN pin separately from the PVIN pin, the VIN pin must be greater than 4.5 V, and the PVIN pin can range from as low as 2.95 V to 17 V. When operating from a split rail, it is recommended to supply VIN from 5 V to 12 V, for best performance. A voltage divider connected to the INH/UVLO pin can adjust either input voltage UVLO appropriately. See the Programmable Undervoltage Lockout (UVLO) section of this datasheet for more information.

3.3 V PVIN Operation

Applications operating from a PVIN of 3.3 V must provide at least 4.5 V for VIN. It is recommended to supply VIN from 5 V to 12 V, for best performance. See application note, SNVA692 for help creating 5 V from 3.3 V using a small, simple charge pump device.

Power Good (PWRGD)

The PWRGD pin is an open drain output. Once the voltage on the SENSE+ pin is between 95% and 104% of the set voltage, the PWRGD pin pull-down is released and the pin floats. The recommended pull-up resistor value is between 10 k Ω and 100 k Ω to a voltage source that is 5.5 V or less. The PWRGD pin is in a defined state once VIN is greater than 1.0 V, but with reduced current sinking capability. The PWRGD pin achieves full current sinking capability once the VIN pin is above 4.5V. The PWRGD pin is pulled low when the voltage on SENSE+ is lower than 91% or greater than 108% of the nominal set voltage. Also, the PWRGD pin is pulled low if the input UVLO or thermal shutdown is asserted, the INH pin is pulled low, or the SS/TR pin is below 1.4 V.

Light Load Efficiency (LLE)

The LMZ31710 operates in pulse skip mode at light load currents to improve efficiency and decrease power dissipation by reducing switching and gate drive losses.

These pulses may cause the output voltage to rise when there is no load to discharge the energy. For output voltages < 1.5 V, a minimum load is required. The amount of required load can be determined by Equation 2. In most cases the minimum current drawn by the load circuit will be enough to satisfy this load. Applications requiring a load resistor to meet the minimum load, the added power dissipation will be \leq 3.6 mW. A single 0402 size resistor across VOUT and PGND can be used.

$$I_{\text{MIN}} = 600 \ \mu\text{A} - \left(\frac{V_{\text{OUT}}}{1.43\text{k} + \text{R}_{\text{SET}}}\right) \text{ (A)}$$

(2)

When $V_{OUT} = 0.6$ V and $R_{SET} = OPEN$, the minimum load current is 600 μ A.

SYNC_OUT

The LMZ31710 provides a 180° out-of-phase clock signal for applications requiring synchronization. The SYNC_OUT pin produces a 50% duty cycle clock signal that is the same frequency as the device's switching frequency, but is 180° out of phase. Operating two devices 180° out of phase reduces input and output voltage ripple. The SYNC_OUT clock signal is compatible with other LMZ3 devices that have a CLK input.



Parallel Operation

Up to six LMZ31710 devices can be paralleled for increased output current. Multiple connections must be made between the paralleled devices and the component selection is slightly different than for a stand-alone LMZ31710 device. A typical LMZ31710 parallel schematic is shown in Figure 27. Refer to application note, SNVA695 for information and design help when paralleling multiple LMZ31710 devices.




Figure 27. Typical LMZ31710 Parallel Schematic



MZ31710

www.ti.com.cn

Power-Up Characteristics

When configured as shown in the front page schematic, the LMZ31710 produces a regulated output voltage following the application of a valid input voltage. During the power-up, internal soft-start circuitry slows the rate that the output voltage rises, thereby limiting the amount of in-rush current that can be drawn from the input source. Figure 28 shows the start-up waveforms for a LMZ31710, operating from a 5-V input (PVIN=VIN) and with the output voltage adjusted to 1.8 V. Figure 29 shows the start-up waveforms for a LMZ31710 starting up into a pre-biased output voltage. The waveforms were measured with a 5-A constant current load.




Figure 28. Start-Up Waveforms

Figure 29. Start-up into Pre-bias

Pre-Biased Start-Up

The LMZ31710 has been designed to prevent the low-side MOSFET from discharging a pre-biased output. During pre-biased startup, the low-side MOSFET does not turn on until the high-side MOSFET has started switching. The high-side MOSFET does not start switching until the slow start voltage exceeds the voltage on the VADJ pin. Refer to Figure 29.

Remote Sense

The SENSE+ pin must be connected to V_{OUT} at the load, or at the device pins.

Connecting the SENSE+ pin to V_{OUT} at the load improves the load regulation performance of the device by allowing it to compensate for any I-R voltage drop between its output pins and the load. An I-R drop is caused by the high output current flowing through the small amount of pin and trace resistance. This should be limited to a maximum of 300 mV.

NOTE

The remote sense feature is not designed to compensate for the forward drop of nonlinear or frequency dependent components that may be placed in series with the converter output. Examples include OR-ing diodes, filter inductors, ferrite beads, and fuses. When these components are enclosed by the SENSE+ connection, they are effectively placed inside the regulation control loop, which can adversely affect the stability of the regulator.

Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 175°C typically. The device reinitiates the power up sequence when the junction temperature drops below 165°C typically.





Output On/Off Inhibit (INH)

The INH pin provides electrical on/off control of the device. Once the INH pin voltage exceeds the threshold voltage, the device starts operation. If the INH pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low quiescent current state. The INH pin has an internal pull-up current source, allowing the user to float the INH pin for enabling the device.

If an application requires controlling the INH pin, use an open drain/collector device, or a suitable logic gate to interface with the pin. Using a voltage superviser to control the INH pin allows control of the turn-on and turn-off of the device as opposed to relying on the ramp up or down if the input voltage source.

Figure 30 shows the typical application of the inhibit function. Turning Q1 on applies a low voltage to the inhibit control (INH) pin and disables the output of the supply, shown in Figure 31. If Q1 is turned off, the supply executes a soft-start power-up sequence, as shown in Figure 32. A regulated output voltage is produced within 2 ms. The waveforms were measured with a 5-A constant current load.





Figure 30. Typical Inhibit Control





AZ31710

Slow Start (SS/TR)

Connecting the STSEL pin to AGND and leaving SS/TR pin open enables the internal SS capacitor with a slow start interval of approximately 1.2 ms. Adding additional capacitance between the SS pin and AGND increases the slow start time. Increasing the slow start time will reduce inrush current seen by the input source and reduce the current seen by the device when charging the output capacitors. To avoid the activation of current limit and ensure proper start-up, the SS capacitor may need to be increased when operating near the maximum output capacitance limit.

Table 8 shows an additional SS capacitor connected to the SS/TR pin and the STSEL pin connected to AGND. See Table 8 below for SS capacitor values and timing interval.




Figure 33. Slow-Start Capacitor (C_{SS}) and STSEL Connection

C _{SS} (nF)	open	<mark>3.3</mark>	<mark>4.7</mark>	<mark>10</mark>	<mark>15</mark>	<mark>22</mark>	<mark>33</mark>
SS Time (msec)	<mark>1.2</mark>	<mark>2.1</mark>	<mark>2.5</mark>	<mark>3.8</mark>	<mark>5.1</mark>	7.0	<mark>9.8</mark>

Table 8. Slow-Start Capacitor Values and Slow-Start Time

TEXAS INSTRUMENTS

Overcurrent Protection

For protection against load faults, the LMZ31710 incorporates output overcurrent protection. The overcurrent protection mode can be selected using the OCP_SEL pin. Leaving the OCP_SEL pin open selects hiccup mode and connecting it to AGND selects cycle-by-cycle mode. In hiccup mode, applying a load that exceeds the regulator's overcurrent threshold causes the regulated output to shut down. Following shutdown, the module periodically attempts to recover by initiating a soft-start power-up as shown in Figure 34. This is described as a hiccup mode of operation, whereby the module continues in a cycle of successive shutdown and power up until the load fault is removed. During this period, the average current flowing into the fault is significantly reduced which reduces power dissipation. Once the fault is removed, the module automatically recovers and returns to normal operation as shown in Figure 35.

In cycle-by-cycle mode, applying a load that exceeds the regulator's overcurrent threshold limits the output current and reduces the output voltage as shown in Figure 36. During this period, the current flowing into the fault remains high causing the power dissipation to stay high as well. Once the overcurrent condition is removed, the output voltage returns to the set-point voltage as shown in Figure 37.




Figure 34. Overcurrent Limiting (Hiccup)





Figure 36. Overcurrent Limiting (Cycle-by-Cycle)

Figure 35. Removal of Overcurrent (Hiccup)








www.ti.com.cn

Synchronization (CLK)

An internal phase locked loop (PLL) has been implemented to allow synchronization between 200 kHz and 1200 kHz, and to easily switch from RT mode to CLK mode. To implement the synchronization feature, connect a square wave clock signal to the RT/CLK pin with a duty cycle between 20% to 80%. The clock signal amplitude must transition lower than 0.5 V and higher than 2.0 V. The start of the switching cycle is synchronized to the falling edge of RT/CLK pin. In applications where both RT mode and CLK mode are needed, the device can be configured as shown in Figure 38.

Before the external clock is present, the device works in RT mode and the switching frequency is set by RT resistor. When the external clock is present, the CLK mode overrides the RT mode. The first time the CLK pin is pulled above the RT/CLK high threshold (2.0 V), the device switches from RT mode to CLK mode and the RT/CLK pin becomes high impedance as the PLL starts to lock onto the frequency of the external clock. It is not recommended to switch from CLK mode back to RT mode because the internal switching frequency drops to 100 kHz first before returning to the switching frequency set by the RT resistor (R_{RT}).





The synchronization frequency must be selected based on the output voltages of the devices being synchronized. Table 9 shows the allowable frequencies for a given range of output voltages. For the most efficient solution, always synchronize to the lowest allowable frequency. For example, an application requires synchronizing three LMZ31710 devices with output voltages of 1.0 V, 1.2 V and 1.8 V, all powered from PVIN = 12 V. Table 9 shows that all three output voltages should be synchronized to 300 kHz.

	•		•	-			
	PVIN	= 12 V	PVIN = 5 V				
SYNCHRONIZATION FREQUENCY (kHz)	V _{OUT} R	ANGE (V)	V _{OUT} RANGE (V)				
	MIN	MAX	MIN	MAX			
200	0.6	1.3	0.6	1.5			
300	0.8	2.0	0.6	4.3			
400	1.1	2.5	0.6	4.3			
500	1.4	3.4	0.6	4.3			
600	1.6	5.0	0.7	4.3			
700	1.9	5.5	0.8	4.3			
800	2.1	5.5	0.9	4.3			
900	2.4	5.5	1.0	4.3			
1000	2.7	5.5	1.1	4.3			
1100	2.9	5.5	1.3	4.3			
1200	3.2	5.5	1.4	4.3			



Sequencing (SS/TR)

Many of the common power supply sequencing methods can be implemented using the SS/TR, INH and PWRGD pins. The sequential method is illustrated in Figure 39 using two LMZ31710 devices. The PWRGD pin of the first device is coupled to the INH pin of the second device which enables the second power supply once the primary supply reaches regulation. Figure 40 shows sequential turn-on waveforms of two LMZ31710 devices.




Figure 39. Sequencing Schematic

Figure 40. Sequencing Waveforms

Simultaneous power supply sequencing can be implemented by connecting the resistor network of R1 and R2 shown in Figure 41 to the output of the power supply that needs to be tracked or to another voltage reference source. The tracking voltage must exceed 750mV before V_{OUT2} reaches its set-point voltage. The PWRGD output of the V_{OUT2} device may remain low if the tracking voltage does not exceed 1.4V. Figure 42 shows simultaneous turn-on waveforms of two LMZ31710 devices. Use Equation 3 and Equation 4 to calculate the values of R1 and R2.




Figure 41. Simultaneous Tracking Schematic

Figure 42. Simultaneous Tracking Waveforms




www.ti.com.cn

Programmable Undervoltage Lockout (UVLO)

The LMZ31710 implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO rising threshold is 4.5 V(max) with a typical hysteresis of 150 mV.

If an application requires either a higher UVLO threshold on the VIN pin or a higher UVLO threshold for a combined VIN and PVIN, then the UVLO pin can be configured as shown in Figure 43 or Figure 44. Table 10 lists standard values for R_{UVLO1} and R_{UVLO2} to adjust the VIN UVLO voltage up.






Figure 43. Adjustable VIN UVLO

Figure 44. Adjustable VIN and PVIN Undervoltage Lockout

							ijusting		~		
VIN UVLO (V)	5.0	5.5	6.0	6.5	7.0	7.5	8.0	8.5	9.0	9.5	10.0
R _{UVLO1} (kΩ)	68.1	68.1	68.1	68.1	68.1	68.1	68.1	68.1	68.1	68.1	68.1
R _{UVLO2} (kΩ)	21.5	18.7	16.9	15.4	14.0	13.0	12.1	11.3	10.5	9.76	9.31
Hysteresis (mV)	400	415	430	450	465	480	500	515	530	550	565

Table 10. Standard Resistor values for Adjusting VIN UVLO

For a split rail application, if a secondary UVLO on PVIN is required, VIN must be \geq 4.5V. Figure 45 shows the PVIN UVLO configuration. Use Table 11 to select R_{UVLO1} and R_{UVLO2} for PVIN. If PVIN UVLO is set for less than 3.0 V, a 5.1-V zener diode should be added to clamp the voltage on the UVLO pin below 6 V.




Figure 45. Adjustable PVIN Undervoltage Lockout, (VIN ≥4.5 V)

PVIN UVLO (V)	2.9	3.0	3.5	4.0	4.5	
R _{UVLO1} (kΩ)	68.1	68.1	68.1	68.1	68.1	
R _{UVLO2} (kΩ)	47.5	44.2	34.8	28.7	24.3	For higher PVIN UVLO voltages see Table 10 for resistor values
Hysteresis (mV)	330	335	350	365	385	



Layout Considerations

To achieve optimal electrical and thermal performance, an optimized PCB layout is required. Figure 46 thru Figure 49, shows a typical PCB layout. Some considerations for an optimized layout are:

- Use large copper areas for power planes (PVIN, VOUT, and PGND) to minimize conduction loss and thermal stress.
- Place ceramic input and output capacitors close to the device pins to minimize high frequency noise.
- Locate additional output capacitors between the ceramic capacitor and the load.
- Keep AGND and PGND separate from one another.
- Place R_{SET}, R_{RT}, and C_{SS} as close as possible to their respective pins.
- Use multiple vias to connect the power planes to internal layers.




Figure 46. Typical Top-Layer Layout




Figure 48. Typical Layer 3 Layout




Figure 47. Typical Layer-2 Layout




Figure 49. Typical Bottom-Layer Layout



EMI

www.ti.com.cn

The LMZ31710 is compliant with EN55022 Class B radiated emissions. Figure 50 and Figure 51 show typical examples of radiated emissions plots for the LMZ31710 operating from 5V and 12V respectively. Both graphs include the plots of the antenna in the horizontal and vertical positions.






Figure 50. Radiated Emissions 5-V Input, 1.8-V Output, 10-A Load (EN55022 Class B)







20-Feb-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMZ31710RVQR	ACTIVE	BQFN	RVQ	42	500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	LMZ31710	Samples
LMZ31710RVQT	ACTIVE	BQFN	RVQ	42	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	LMZ31710	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



20-Feb-2014

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA



C. Quad Flatpack, No-leads (QFN) package configuration.

D. The package thermal pad must be soldered to the board for thermal and mechanical performance.

E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

/F The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane.



RVQ (R-PB3QFN-N42)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters



LAND PATTERN DATA




A. All linear almensions are in millimeters.
B. This drawing is subject to change without notice.

C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.

D. See sheet 3 for stencil design recommendation.



LAND PATTERN DATA



E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.



重要声明

德州仪器(TI)及其下属子公司有权根据 JESD46 最新标准,对所提供的产品和服务进行更正、修改、增强、改进或其它更改,并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售 都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权 限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用 此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP®产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2014, 德州仪器半导体技术(上海)有限公司