




# Op Amp Drive for SAR Converter:

## Four Steps Design




# SAR ADC's Block Diagram






# Equivalent Input Circuit



Diode Turn-On Voltage: 0.35V  
Equivalent Analog Input Circuit

## SAR ADC Sample & Hold Amplifier



- From the Data Sheet for ADS8326:
- Sampling capacitor is 48pF
  - Sampling switch resistance is 50 Ω





# Sample and Conversion Process

## ELECTRICAL CHARACTERISTICS: $V_{DD} = +5V$

At  $-40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{REF} = +5V$ ,  $-IN = GND$ ,  $f_{SAMPLE} = 250kHz$ , and  $f_{DCLOCK} = 24 \times f_{SAMPLE}$ , unless otherwise noted.


PARAMETER	TEST CONDITIONS	ADS8326I			ADS8326IB			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>SAMPLING DYNAMICS</b>								
Conversion time (16 DCLOCKS)	$t_{CONV}$	$24kHz \leq f_{DCLOCK} \leq 6MHz$		2.667	666.7	2.667	666.7	$\mu s$
Acquisition time (4.5 DCLOCKS)	$t_{AQ}$	$f_{DCLOCK} = 6MHz$		0.75		0.75		$\mu s$
Throughput rate (22 DCLOCKS)					250		250	kSPS
Clock frequency	$f_{DCLOCK}$	0.024		6	0.024		6	MHz





# Sample and Conversion Timing

## TIMING INFORMATION




NOTE: (1) A minimum of 22 clock cycles are required for 16-bit conversion; 24 clock cycles are shown.

Table 1. Timing Characteristics

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
$t_{\text{SMPL}}$	Analog input sample time	4.5		5.0	DCLOCKs
$t_{\text{CONV}}$	Conversion time		16		DCLOCKs
$t_{\text{CYC}}$	Complete cycle time	22			DCLOCKs





# Voltage Ripple on The Input of ADC





# Voltage Across Sampling Capacitor



$$V_{CSH}(t) = V_{CSH}(t_0) + [V_{IN} - V_{CSH}(t_0)] \times (1 - e^{-\frac{t}{\tau}})$$

$$\tau = R_{S1} \times C_{SH}$$



# Settling Time as a Function of Time Constant

$$V_{IN} - V_{CSH}(t_{AQ}) \leq \frac{1}{2} LSB$$

$V_{CSH}(t_{AQ})$  is voltage across the  $C_{SH}$ , at the end of the sampling period

$t_{AQ}$  is acquisition time, the time from the beginning of the sampling period ( $t_0$ ) to the end of the sampling period

$$\frac{1}{2} LSB = \frac{FSR}{2^{N+1}}$$

(LSB = Least Significant Bit, FSR is the full-scale range of the N-Bit converter)

$$t_{AQ} \geq k_1 \times \tau$$

$$k_1 = (N + 1) \times \ln(2)$$






# Time-Constant-Multiplier ( $k_1$ ) for SAR ADC

ADC Resolution	$k_1$ time-constant-multiplier 1/2 LSB accuracy, $1/2^{N+1}$
8	6.2
10	7.6
12	<u>9.0</u>
14	10.4
16	<u>11.8</u>
18	13.2
20	14.6

\*note – using worst case values:  $V_{IN} = \text{full-scale voltage or } 2^N$ ,  $V_{SH0} = 0V$




# SAR ADC With Input RC Filter



$$R_F \times C_F \leq \frac{t_{AQ}}{(N+1) \cdot \ln(2)}$$




# Op Amp Driving RC Filter





# Modified Open-Loop Voltage Gain





# Added Pole and Zero

Frequency of added pole

$$f_{PX} = \frac{1}{2\pi \cdot (R_O + R_F) \cdot C_F}$$

Frequency of added zero

$$f_{ZX} = \frac{1}{2\pi \cdot R_F \cdot C_F}$$

Gain of added pole


$$G_{PX} = -20 \cdot \log \left[ \frac{f_{PX}}{f_U} \right]$$

Gain of added zero

$$G_{ZX} = G_{PX} - 40 \cdot \log \left[ \frac{f_{ZX}}{f_{PX}} \right]$$



# Good Design Guideline



$$f_c \leq \frac{1}{2} f_U$$

$$f_{ZX} \leq \frac{1}{2} f_c$$

or

$$f_{ZX} \leq \frac{1}{4} f_U$$


$$G_{ZX} \geq +6dB$$

$$f_{PX} > \frac{1}{10} f_{ZX}$$

$$R_F \geq \frac{R_O}{9}$$



# Final Circuit





# Minimum Acquisition Time and Op Amp's GBW

- Calculate time-constant multiplier
- Determine minimum time-constant
- Calculate frequency of added zero
- Find Unity Gain Bandwidth

$$k = (N + 1) \cdot \ln(2)$$

$$\tau \leq \frac{t_{AQ}}{k}$$

$$f_{ZX} = \frac{1}{2\pi \cdot \tau}$$

$$GBW = 4 \cdot f_{ZX}$$






# Minimum Acquisition Time for Different Op Amps

		GBW (MHz)	$f_z$ (MHz)	$\tau$ (ns)	12 Bit $t_{AQ}$ (ns)	16 Bit $t_{AQ}$ (ns)
<b>INA155</b>	Medium Speed, Precision INA	0.55	0.14	1,157	5,672	8,881
<b>INA128</b>	High Precision, 120dB CMRR	1.3	0.33	490	2,400	3,757
<b>INA331</b>	High Bandwidth, Single Supply	5.0	1.25	127	624	977
<b>OPA340</b>	CMOS, 0.0007% THD+N	5.5	1.38	116	567	888
<b>OPA363</b>	1.8V, High CMRR, SHDN	7.0	1.75	91	446	698
<b>OPA2613</b>	Dual VFB, Low Noise	12.5	3.13	51	250	391
<b>OPA627</b>	Ultra-Low THD+N, Wide BW	16.0	4.00	40	195	305
<b>OPA381</b>	Precision High-Speed Amp	18.0	4.50	35	173	271
<b>OPA727</b>	CMOS, e-trim™, Low Noise	20.0	5.00	32	156	244
<b>OPA228</b>	Precision, Low Noise, $G \geq 5$	33.0	8.25	19	95	148
<b>OPA350</b>	Precision ADC Driver	38.0	9.50	17	82	129
<b>OPAy365</b>	High-Speed, Zero-Crossover	50.0	12.50	13	62	98
<b>OPA2889</b>	Dual, Low Power, VFB	75.0	18.75	8	42	65
<b>OPA211</b>	36V, Bipolar Precision	80.0	20.00	8	39	61
<b>THS4281</b>	Very Low Power RRIO	80.0	20.00	8	39	61
<b>OPA358</b>	CMOS, 3V Operation, SC70	80.0	20.00	8	39	61




# Not Good Design Guideline



$$f_C \leq f_{ZX}$$

or

$$G_{ZX} \leq 0dB$$



Stability  
Problem



# After selecting ADC and OpAmp

- Determine  $C_F$

$$20 \cdot C_{SH} \leq C_F \leq 60 \cdot C_{SH}$$

- Calculate  $R_F$

$$R_F = \frac{1}{2\pi \cdot C_F \cdot f_{ZX}}$$

- Verify value  $R_F$

$$R_F \geq \frac{R_O}{9}$$

- Calculate frequency of added pole

$$f_{PX} = \frac{1}{2\pi \cdot (R_F + R_O) \cdot C_F}$$

- Keep added pole and zero less than a decade apart

$$f_{PX} \geq \frac{1}{10} f_{ZX}$$



# Design by Example

For ADS8326 we have  $t_{AQ}=750ns$ ,  $C_{SH}=48pF$  and  $N=16$ .

**1** 
$$\left[ \begin{aligned} k &= (N + 1) \cdot \ln(2) = (16 + 1) \cdot \ln(2) = 11.78 \\ \tau &\leq \frac{t_{AQ}}{k} = \frac{750ns}{11.78} = 63.65ns \\ f_{ZX} &= \frac{1}{2\pi \cdot \tau} = \frac{1}{2\pi \cdot 63.65ns} = 2.5MHz \end{aligned} \right.$$

**2** 
$$\left[ GBW \geq 4 \cdot f_{ZX} = 4 \cdot 2.5MHz = 10MHz \right.$$

**3** 
$$\left[ \begin{aligned} 20 \cdot C_{SH} \leq C_F \leq 60 \cdot C_{SH} &\Rightarrow 20 \cdot 48pF \leq C_F \leq 60 \cdot 48pF \Rightarrow \\ 960pF \leq C_F \leq 2.9nF &\Rightarrow C_F = 1.2nF \end{aligned} \right.$$

**4** 
$$\left[ R_F = \frac{1}{2\pi \cdot C_F \cdot f_{ZX}} = \frac{1}{2\pi \cdot 1.2nF \cdot 2.5MHz} = 53\Omega \right.$$



# References

- 1) Green, Tim, “Operational Amplifier Stability, Part 6 of 15: Capacitance-Load Stability: RISO, High Gain & CF, Noise Gain,” Analog Zone, 2005.
- 2) Miro Oljaca, and Baker Bonnie, “Start with the right op amp when driving SAR ADCs,” EDN, October 16, 2008,
- 3) Downs, Rick, and Miro Oljaca, “Designing SAR ADC Drive Circuitry, Part I: A Detailed Look at SAR ADC Operation,” Analog Zone, 2005.
- 4) Downs, Rick, and Miro Oljaca, “Designing SAR ADC Drive Circuitry, Part II: Input Behavior of SAR ADCs,” Analog Zone, 2005.
- 5) Downs, Rick, and Miro Oljaca, “Designing SAR ADC Drive Circuitry, Part III: Designing The Optimal Input Drive Circuit For SAR ADCs,” Analog Zone, 2007.
- 6) Baker, Bonnie, and Miro Oljaca, “External components improve SAR-ADC accuracy,” EDN, June 7, 2007,
- 7) Miroslav Oljaca, “Understand the Limits of Your ADC Input Circuit Before Starting Conversions,” Analog Zone, 2004.