# Common ADC Architectures: Internal Anatomy Key Takeaways

Delta Sigma ( $\Delta\Sigma$ )









# Delta-Sigma

Resolution: 16-24 bits Speed: 1ksps-10Msps Latency: Long

#### **Highlights:**

- Low cost (essentially a digital part)
- High resolution and accuracy

# **Challenges:**

- Limited frequency response
- Most effective with continuous inputs
- Latency

# SAR

Resolution: 8-18 bits Speed: 5ksps-5Msps Latency: None

# Highlights:

- Low Power
- No Latency
- Easy to use and multiplex
- High resolution and accuracy

#### Challenges:

• Sampling Rate Limited to ~5MSPS

#### Pipeline

Resolution: 8-16 bits Speed: 5Msps-1Gsps Latency: Some

# Highlights:

- High Speed
- High Bandwidth

# Challenges:

- Lower resolution
- Pipeline delay / latency
- Power consumption

# ADC Checklist

- Aiming Application



# 4) Other limitations

**Power Budget:** Sample Need Date:



"TI Proprietary Information - Strictly Private" or similar placed here if applicable

2012-5-30