Table 2. EQ Boost Control Table

Control Via SMBus BC_2, BC_1, BC_0 (FEB = 0)	Control Via Pins BST_2, BST_1, BST_0 (FEB = 1)	EQ Boost Setting at 825 MHz (dB) (TYP)
000	000	9
001	001	14
010	010	18
011	011	21
100	100	24
101	101	26
110	110	28
111	111	30

CON1
DVI CON
Shell A Red
A Green
NC1 A Blue
NC2 A HS
A VS
A RTN
NC3
TX2-
TX2+
TX2/4 SHLD
TX4-
TX4+
DDC CLK
DDC DATA
TX1-
TX1+
TX1/3 SHLD
TX3-
TX3+
+5V
GND
HP DET
TX0-
TX0+
TX0/5 SHLD
TX5-
TX5+
TXC SHLD
TXC+
TXC-
Shell1
PE
DVI1_RXN2
DVI1_RXP2
DVI1_DDC_CLK
DVI1_DDC_DAT
DVI1_RXN1
DVI1_RXP1
PWR_DVI1_5V
R158 1K
C225 10UF
C226 0.1UF
DVI1_RXN0
DVI1_RXP0
DVI1_RXPC
DVI1_RXNC
L1 L2 L3 L4
ACM2012-900-2P
GND

PWR_3V3
FB29 BLM18PG121SN1
C199 10UF
C200 0.1UF
PWR_DVI1_PLL_3V3
PWR_DVI1_VCC_3V3
FB30 BLM18PG121SN1
C201 C202 C203 C204
0.1UF 0.1UF 0.1UF 10UF
FB31 BLM18PG121SN1
C205 10UF
C206 C207 C208 C209 0.1UF
PWR_DVI1_AVCC_3V3
PWR_DVI1_OVCC_3V3
FB32 BLM18PG121SN1
C210 C211 C212 C213 C214 C215
0.1UF 0.1UF 0.1UF 0.1UF 0.1UF 10UF

C221 10NF
C216 0.1UF
C217 10NF
C218 0.1UF
C219 10NF
C220 0.1UF
C222 10NF
C223 0.1UF
C224 10UF

U12
D_IN2-
D_IN2+
D_IN1-
D_IN1+
D_IN0-
D_IN0+
C_IN+
C_IN-
50R on chip terminator
D_OUT2-
D_OUT2+
D_OUT1-
D_OUT1+
D_OUT0-
D_OUT0+
C_OUT+
C_OUT-
TMDS output CML, OC
DVI1_T_RXN2
DVI1_T_RXP2
DVI1_T_RXN1
DVI1_T_RXP1
DVI1_T_RXN0
DVI1_T_RXP0
DVI1_T_RXPC
DVI1_T_RXNC
SD
CS
FEB
EN
SD: active high signal is detected
CS: IPD
H: I2C enable
L: I2C disable
FEB: IPU
H: BST control boost
L: I2C control boost
EN: IPU
H: normal mode
L: standby mode
BST_0
BST_1
BST_2
BST0/1/2: IPD
SCL
SDA
DS16EV5110ASQE/NOPB
GND1 GND2 GND3 GND4 GND5 GND6 TP
NC1 NC2 NC3 NC4 NC5 NC6 NC7 NC8 NC9 NC10
FEB拉低且CS拉高，使能I2C配置

U11
TFP401AMPZPEP
MAX: 1.32W
AVDD5 AVDD3 AVDD2 AVDD1 PVDD DVDD3 DVDD2 DVDD1 OVDD5 OVDD4 OVDD3 OVDD2 OVDD1
EXT_RES
RX2- RX2+ RX1- RX1+ RX0- RX0+ RXC+ RXC-
RSVD
OCK_INV
PIXS
STAG#
ST
DFO
CTL1 CTL2 CTL3
PD#
PDO#
SCDT
ODCK
DE
VSYNC
HSYNC
GND GND1 GND2 GND3 OGND1 OGND2 OGND3 OGND4 OGND5 AGND1 AGND2 AGND3 AGND4 AGND5 PGND

RP1 22R
RP2 22R
RP3 22R
RP4 22R
RP5 22R
RP6 22R
RP7 22R
BLUE EVEN
GREEN EVEN
RED EVEN
BLUE ODD
GREEN ODD
RED ODD
QE0 QE1 QE2 QE3 QE4 QE5 QE6 QE7
QE8 QE9 QE10 QE11 QE12 QE13 QE14 QE15
QE16 QE17 QE18 QE19 QE20 QE21 QE22 QE23
QO0 QO1 QO2 QO3 QO4 QO5 QO6 QO7
QO8 QO9 QO10 QO11 QO12 QO13 QO14 QO15
QO16 QO17 QO18 QO19 QO20 QO21 QO22 QO23
DVI1_B0 DVI1_B1 DVI1_B2 DVI1_B3 DVI1_B4 DVI1_B5 DVI1_B6 DVI1_B7
DVI1_G0 DVI1_G1 DVI1_G2 DVI1_G3 DVI1_G4 DVI1_G5 DVI1_G6 DVI1_G7
DVI1_R0 DVI1_R1 DVI1_R2 DVI1_R3 DVI1_R4 DVI1_R5 DVI1_R6 DVI1_R7
DVI1_CLK DVI1_DE DVI1_VS DVI1_HS
TC1

PWR_3V3
PWR_DVI1_5V
R159 4.7K
Q1 2N7002
R160 4.7K
DVI1_SCL
DVI1_DDC_CLK
R174 4.7K
Q2 2N7002
R175 4.7K
DVI1_SDA
DVI1_DDC_DAT
TP5
R161 4.7K
R162 4.7K,NC
R163 4.7K,NC
R164 4.7K,NC
R171 4.7K,NC
R172 4.7K,NC
R173 4.7K,NC
R165 10K,NC
R166 10K
R167 10K
R168 10K,NC
R169 10K
R170 10K
R176 10K
R177 10K,NC
R178 10K,NC
R179 10K
R180 10K,NC
R182 10K
R181 10K
DVI1_PD#
R183 0R
DVI1_SCDT

Title	<Title>
Size A3	Document Number <Doc>
Rev	<Rev
Date: Wednesday, April 06, 2016	Sheet 5 of 21