










Directly connected STOP and START traces from TDC7200 to TDC1000 must be completely symmetrical and as short as possible to avoid introducing timing delay

Buffered STOP and START traces from the buffers to the MCU must be completely symmetrical to avoid introducing timing delay



这两个电容必须接近TDC1000 RX引脚。将最小的寄生电容放置到RX1和RX2上



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Number: SV601098	Rev: A	Designed for: Public Release	Mod. Date: 2017/11/2
SVN Rev: Not in version control	Assembly Variant: [No Variations]	Project Title: TDC1000-TDC7200EVM	Sheet Title: TDC_1000
Drawn By: Bahram Mirshab	File: csb_TDC1000.SchDoc	Sheet: 1 of 4	Size: B
Engineer: Bahram Mirshab	Contact: http://www.ti.com/support	7 Texas Instruments 2014	http://www.ti.com