

Hercules[™] Safety Microcontrollers

1 Day Safety MCU Workshop





- Introduction
- What is Functional Safety & Safety Standards Overview
- IEC 61508 & ISO 26262 Safety Standards
- Safety System Architectures
- SafeTI[™]
- Hercules Safety Concept
- Development Tools: Hardware kits, Software tools
- Printed Circuit Board Design Considerations
- Lab 1: Hercules [™] Safety MCU Demos
- Hercules[™] Architecture
- Embedded Flash Memory tools
- Real Time Interrupt (RTI)
- Vectored Interrupt Manager (VIM)
- Direct Memory Access (DMA)
- General-purpose I/O (GIO) & NHET Timer Co-processor
- Lab 2: PWM Generation using the NHET & Clock Monitor
- Communication Interfaces: Multi-Buffered Serial Peripheral Interface (MibSPI), CAN, FlexRay, EMAC, USB, UART, LIN
- External Memory Interface (EMIF) / Parameter Overlay (POM)
- Multi-buffered Analog-to-Digital Converter (MibADC)
- Lab 3: MibADC Light Sensor & SCI Communication
- Additional Hercules Information: Web, Forum, WIKI & Training





Hercules[™] Software Install Instructions

Required Software

Three software titles will be used to during the lab exercises of this workshop: Hercules Safety MCU Demos, Code Composer Studio v5.x, HALCoGen

Software Download & Install Location:

Hercules Safety MCU Demos

- The Demo software can be downloaded here: Hercules Safety MCU Demos LINK
- · A standard install of the software is required
- Code Composer Studio
 - CCS can be downloaded here:

CCSv5 Download LINK

• A full install (Complete Feature Set) is acceptable, but at a minimum a custom install where the 'Safety MCUs' processor support is selected will be necessary.

HSPHOD Ultra Law Parwer MCUs Cable 32-bit Real-deam MCUs Stolars Contex IM MCUs Trice C Server ARM MCUs Trice C Server ARM MCUs Wreaders Connective (Concer Carbon M Devices Weekees Connective (Concer Carbon M Devices Selver AR Selver AR	Description: Processor Architectures included: Control: R4, Control: R14, and 48947. Dickoles: support for HM, INSERD and TMS470 Safety micro-controllers.
Cont the FREE LICENSE of PREE LICENSE of PREE LICENSE - for use with - XD5100 JTAG emulators	on the first time C



run:

- Sim dators

HALCoGen


HAL

CoGen

HALCoGen can be downloaded here:

HALCoGen Download LINK

A standard install of the software is required






Hercules[™] Safety MCU: Introduction




TI Embedded Processing Portfolio

Developer Network




TI Hercules[™] MCU Platform ARM[®] Cortex[™] Based Microcontrollers






Hercules[™] Safety MCU Applications

SafeTI™ Design Packages for Functional Safety






TI Transportation & Safety MCU Technology





Hercules[™] RM Cortex[™]-R Roadmap





RM46x Block Diagram

Dual Core Lockstep ARM Cortex-R4F w/ Floating Point

IEC

Features



Performance / Memory

- Up to 220 MHz ARM Cortex-R4F w/ Floating Point
- Up to 1.25MB Flash and 192KB Data SRAM w/ECC
- Dedicated 64KB Data Flash (EEPROM Emulation)
- 16 Channel DMA

Safety

- Dual CPUs in Lockstep
- CPU Logic Built in Self Test (LBIST)
- Up to 12 CPU MPU regions
- Flash & RAM w/ ECC (w/ bus protection)
- Memory Built-in Self Test (PBIST)
- Cyclic redundancy checker module (CRC)
- Select peripheral RAMs protected by Parity

Communication Networks

- 10/100 MAC
- USB: Host and Device
- 3 CAN Interfaces
- 5 SPI (3 Multi-Buffered)
- 2 UART, 1 I2C


Enhanced I/O Control

- 2x High End Timer Coprocessor (N2HET) w/DMA
 - Up to 44 pins plus 6 monitor channels
 - Pins can be used as Hi-Res PWM or Input Capture
- Motor Control Timers
 - 7x ePWM (14 ch), 6x eCAP, 2x eQEP
- 2 x12-bit Multi-Buffered ADC
 - 24 total input channels (16 shared)
 - Calibration and Self Test
- Up to 101 GPIO pins (16 dedicated)

	Temperature Range	-40°C - 105°C
ARM	Memory	Power & Clocking
Cortex [™] -R4F	Up to 1.25MB	OSC/PLL
	Flash (w/ ECC)	CLKMON
ARM	Up to 192KB	VMON
Cortex-R4F	SRAM (w/ ECC)	Safety & System
Up to 220 MHz	64KB EEPROM (emulated)	CPU BIST
Memory Protection Unit		SRAM BIST
Lockstep CPU Fault	Debug	CRC
Detection	JTAG	OS Timers
Beteotion	Calibration	Windowed Watchdog
C	MA w/ Memory Protection Unit	
Enhanced	System Bus and Vectored Interrup	t Manager
Analog	Communications	Control Peripherals
12-bit MibADC1 – 24ch	10/100 EMAC	2x High End Timer (N2HET
(16 shared channels) 12-bit MibADC2 – 16ch	USB Host & Device	ePWM (14ch)
(16 shared channels)	3x CAN (64mb)	eCAP (6x)
Memory Interface	3x Multi-Buffer SPI , 2x SPI	eQEP (2x)
	2x UART	Input / Output



Hercules[™] TMS570 Roadmap





TMS570LS31x/21x Block Diagram

Dual Core Lockstep ARM Cortex-R4F w/ Floating Point

Features



Performance / Memory

- Up to 180 MHz ARM Cortex-R4F w/ Floating Point
- Up to 3MB Flash and 256KB Data SRAM
- Dedicated 64KB Data Flash (EEPROM Emulation)
- 16 Channel DMA

Safety


- Dual CPUs in Lockstep
- CPU Logic Built in Self Test (LBIST)
- Up to 12 CPU MPU regions
- Flash & RAM w/ ECC (w/ bus protection)
- Memory Built-in Self Test (PBIST)
- Cyclic redundancy checker module (CRC)
- Select peripheral RAMs protected by Parity

Communication Networks

- 10/100 MAC
- FlexRay w/DMA
- 3 CAN Interfaces
- 5 SPI (3 Multi-Buffered)
- 2 UART (1 LIN capable), 1 I2C

Enhanced I/O Control

- 2x High End Timer Coprocessor (N2HET) w/DMA
 - Up to 44 pins plus 6 monitor channels
 - Pins can be used as Hi-Res PWM or Input Capture
- 2 x12-bit Multi-Buffered ADC
 - 24 total input channels (16 shared)
 - Calibration and Self Test
- Up to 120 GPIO pins (16 dedicated)






What is Functional Safety & Safety Standards Overview



International Functional Safety Standards





What is Functional Safety?

- Basic Functional Safety Concepts:
 - All systems will have some inherent, quantifiable failure rate. It is not possible to develop a system with zero failure rate.
 - For each application, there is some tolerable failure rate which does not lead to unacceptable risk.
 - Acceptable failure rates vary per application, based on the potential for direct or indirect physical injury in the event of system malfunction.
 - Categories can be developed to quantify similar levels of risk. These are known as Safety Integrity Levels, or SILs.

DO-254 Design Assurance Levels	10		L	ISO 26262 ASIL Levels	<u>e</u> j
A		IEC 61508 SIL Levels	55	QM Quality Managed	
В		1		А	
С		2		В	
D		3		С	
E		4		D	



Texas Instruments

Functional Safety Definitions



IEC 61508 Definition:

- Safety is the freedom from unacceptable risk of physical injury or of damage to the health of people, either directly, or indirectly as a result of damage to property or to the environment.
- Functional Safety is part of the overall safety that depends on a system or equipment operating correctly in response to its inputs.

ISO 26262 Definition:

 Absence of unacceptable risk due to hazards caused by malfunctional behavior of electrical and/or electronic systems




Other Safety Concepts & Definitions

- Fault:
 - Operational issue in a system which may lead to a failure.
- Failure:
 - Result of a fault which leads to an inability to execute safety critical functionality
- Fault Tolerance :
 - Ability to continue safe operation after a fault.
- Fail Safe System:
 - System where a fault which may lead to failures is detected and the system is put into a safe state such that faults may not propagate to other systems
- Fail Functional/Operational System:
 - System where a fault which may lead to failures is detected and the system can continue operation without loss of safety function.
- Reliability
 - Ability to execute operations in system without failure (generally independent of consideration for a safety function)
- Availability
 - Amount of time in which a safety function is available divided by total system operation time. Systems with high reliability and fail functional systems tend to have higher availability than fail safe systems
- Security
 - Ability to detect, resist, or prevent tampering with product functionality.



Safety Failures and their Causes

 Failures in a functional safety system can be broadly classified into two categories: Systematic and Random failures



- Systematic Failures
 - Result from a failure in design or manufacturing
 - Often a result of failure to follow best practices
 - Rate of systematic failures can be reduced through continual and rigorous process improvement

Random Failures

- Result from random defects inherent to process or usage condition
- Rate of random failures cannot generally be reduced; focus must be on the detection and handling of random failures in the application.

Note: Software failures are considered to be systematic




Functional Safety vs. Quality/Reliability

- High quality and reliability do not guarantee safety.
- Methods to ensure quality and reliability have high overlap to methods used to manage systematic safety failures.
- Requirements to manage safety of random hardware failures in applications typically do not overlap quality, reliability and security requirements.

When faced with a potential system over temperature fault that causes wiring to melt resulting in a system failure:

- A reliability engineer would approach the problem by designing the system with high temperature wiring
 - A functional safety engineer would approach the problem by designing the system to detect the over temperature condition and placing the system into a safe state before the wiring could melt.




Functional Safety vs. Security

• A secure system is capable of detecting, resisting or preventing tampering from the outside world



 A functionally safe system is capable of detecting faults and preventing damage to the outside world



Safety Goals




- Safety Goals must defined for a safety system
 - Example: Automotive Air Bag System:
 - Air bag must deploy in the event of an accident
 - Air bag must not inadvertently deploy when there is not an accident.
- Safety goals are used to help determine the level of functional safety is necessary in a system.
- These safety levels are usually referred to as Safety Integrity Levels or SILs.
- Different safety standards have different metrics and naming classifications for SILs.



ISO 26262 vs IEC 61508 Safety Integrity Levels

- ISO 26262 was developed to meet automotive industry specific needs as replacement for IEC 61508.
- IEC 61508 defines 4 safety integrity levels (SIL-1,2,3,4)
- ISO26262 defines a Quality Managed level in addition to 4 safety integrity levels (ASIL-A,B,C,D)




 There is no direct correlation between IEC61508 SIL and ISO 26262 ASIL levels



Aerospace DO-254 Design Assurance Levels


- DO-254 Consists of 5 'Design Assurance Levels' (DALs)
 - DAL-A is the most stringent, DAL-E is the least
 - An FAA 'Designated Engineering Representation' (DER) must audit & approve





Determining ISO 26262 ASIL Level

- To determine the ASIL level of a system a Risk Assessment must be performed for all Hazards identified.
- Risk is comprised if three components: Severity, Exposure & Controllability





ASIL Determination Table

Risk = Severity x (Exposure * Controllability)

		Controllability			
Severity	Exposure	C1 Simply	C2 Normal	C3 Difficult	
	E1 Very Low	QM	QM	QM	
S1	E2 Low	QM	QM	QM	
Light and moderate injuries	E3 Medium	QM	QM	ASIL A	
	E4 High	QM	ASILA	ASIL B	
	E1 Very Low	QM	QM	QM	
S2	E2 Low	QM	QM	ASIL A	
Severe and life-threatening injuries (survival probable)	E3 Medium	QM	ASIL A	ASIL B	
	E4 High	ASIL A	ASIL B	ASIL C	
62	E1 Very Low	QM	QM	ASIL A	
S3 Life-threatening injuries	E2 Low	QM	ASIL A	ASIL B	
(survival uncertain), fatal injuries	E3 Medium	ASIL A	ASIL B	ASIL C	
	E4 High	ASIL B	ASIL C	ASIL D	



ISO 26262 Failure Rates

Failure Rate λ

Hardware Failure Modes **Non Safety Related Safety Related** Safe Fault Perceived Latent **Residual** / Detected Safe Fault **Multiple Multiple Multiple** Single **Point Fault Point Fault Point Fault Point Fault**

$$\lambda = \lambda_{SPF} + \lambda_{RF} + \lambda_{MPF} + \lambda_{S}$$

FIT = Failures In Time = 1 failure in 10⁹ device hours

Fault Metrics



- Minimize single point and residual faults.
 - \checkmark Detected and handled by system within system safety response time.

single point fault metric = $1 - \frac{\Sigma(\lambda_{SPF} + \lambda_{RF})}{\Sigma \lambda} = \frac{\Sigma(\lambda_{MPF} + \lambda_{S})}{\Sigma \lambda}$			
Metric	ASIL B	ASIL C	ASIL D
Single point fault metric	≥ 90%	≥ 97%	≥ 99%

- Minimize latent multi point faults.
 - \checkmark Detected and handled within hours through test algorithms.

latent fault metric = 1	$- \frac{\Sigma(\lambda_{MPFL})}{\Sigma(\lambda - \lambda_{SPF} - \lambda_{RF})} =$	$= \frac{\Sigma (\lambda_{MPFDP} + \lambda_{S})}{\Sigma (\lambda - \lambda_{SPF} - \lambda_{RF})}$

Metric	ASIL B	ASIL C	ASIL D
Latent fault metric	≥ 60%	≥ 80%	≥ 90%



IEC 61508 Failure Rates

Failure Rate λ



- λ_{s} Safe failure rate
 - No impact on safety function
 - λ_{SD} Safe detected failure rate
 - $\lambda_{su} Safe undetected failure rate$
- λ_D Dangerous failure rate
 - Impact on safety function
 - λ_{DD} Dangerous detected failure rate
 - $\lambda_{DU} Dangerous$ undetected failure rate

$$\lambda = \lambda_{\rm S} + \lambda_{\rm D} = (\lambda_{\rm SD} + \lambda_{\rm SU}) + (\lambda_{\rm DD} + \lambda_{\rm DU})$$

FIT = Failures In Time = 1 failure in 10⁹ device hours



IEC 61508 Safe Failure Fraction & SIL Determination







Hardware Fault Tolerance = 0 (single channel)

• 1 Fault may lead to loss of safety function.

Hardware Fault Tolerance = 1 (redundant)

• 2 or more faults needed to loss of safety function.

Safe Failure Fraction	Hardware Fault Tolerance		
(High Demand System)	HFT = 0	HFT = 1	
0 < 60	-	SIL1	
60 < 90	SIL1	SIL2	
90 < 99	SIL2	SIL3	
≥ 99	SIL3	SIL4	




Safety System Architectures



Safety System Architectures


- There are numerous system architectures designed for functional safety. This section describes a few of the most common, but is not exhaustive.
- General terminology is "XooY"
 - X out of Y
 - X out of Y total units must fail for total system to fail






- "One out of One" subsystem failure creates system failure
- Most minimal system configuration possible
- No internal diagnostics
- No fault redundancy






- "One out of Two" subsystems must fail for system to fail
- Two controllers with independent I/O
 - Both controllers must command an output for output to occur
 - Failure in both systems required for inadvertent activation
- Often implemented in airbag systems with a 32b main MCU and an 8b secondary MCU used to energize squib charges






- "Two out of Two" subsystems must fail for system to fail
- Each system can energize the output
 - Used when it is undesirable for output to be de-energized
 - Fault tolerant of open circuit faults in either subsystem






- Expansion of 1001 system to include a diagnostic channel
- Diagnostic channel can inhibit system output if a failure is detected in the functional system
- Additional failure rate potential due to failure in the diagnostic circuits (annunciation failure)
- TI Hercules "lockstep" processor implementations are a 1001D system







2002D Processing Architecture



- Effectively a 2002 system where each channel is a 1001D system
- Provides a single level of fault tolerance
 - Upon single channel failure the system reverts to a 1001D system
 - Provides high fault detection rates






SafeTI[™]






TI's SafeTI[™] design packages for functional safety are robust and help speed certification





SafeTI[™]- Safety Development Process





SafeTI™ Development Process Certification by TÜV SÜD

I + CERT	Valid until:	2016-03-07
RTIFICATE	obove has established and it m of the letter constants. The reso Report No.:	erkanling a management system arkalt meets the troparements its we decommitted to a noomt. See also notes inverted. 1984/8221
* 11 II II *	Applied Standard(s):	EC 61586-12010 e2 01966-22010 100-38042-32010 100-38042-8-2011 100-38042-8-2011
• СЕРТИФИКАТ	Certification Mark: Scope of Certificate:	Haggertyst: 1, 85358 Freeing, GERBANKY
· CERTIFICADO	Holder of Certificate: Factory(les):	Texas Instruments Incorporated (201) Southwest Prenawy Dealews to 27427 USA Texas Retrained Incorporated (2021) Southwest Prenawy Station TX 27427, USA Texas Instruments Declarcherd Declar
0 + CERTIS	CERTIFI No. Q48 13 03 8407	001

- TÜV SÜD is an internationally recognized and accredited independent assessor of compliance to quality, safety, and security standards.
- TÜV-SÜD has certified the functional safety development process for
 - SafeTI-61508
 - SafeTI-26262
- The certification demonstrates TI's commitment to have a process suitable for developing hardware components that are compliant to ISO 26262 and IEC 61508



Hercules Safety Documents

 Documents provided by TI some under NDA to assist in the safety certification process:



Hercules TMS570/RM Device Safety Manual (SM)

Details product safety architecture and recommended usage

Safety Analysis Report Summary (SAR1)

 Summary of FIT rate and FMEDA at DEVICE level for IEC 61508 and ISO 26262

Detailed Safety Analysis Report (SAR2)

 Full details of all safety analysis executed down to MODULE level for IEC 61508 and ISO 26262

- Safety Case Report (SCR)

• Summary of compliance to IEC 61508 and/or ISO 26262



SafeTI[™] Compiler Qualification Kit



- Assists in qualifying the TI ARM C/C++
 Compiler to functional safety standards
- Model-based tool qualification methodology developed by Validas
- Assessed by TÜV Nord to comply with both IEC 61508 and ISO 26262

Includes:

- Qualification Support Tool
- Documentation:
 - Tool Classification Report
 - Tool Qualification Plan
 - Tool Qualification Report
 - Tool Safety Manual
- ACE SuperTest qualification suite
- TI compiler validation test cases
- Test Automation Unit (TAU)
- 24hrs of Validas consulting services

NOTE: There is a fee for this kit. See the web site listed below for more details.



ISO 26262

🦊 Texas Instruments

The SafeTI[™] Diagnostic Library: Hercules Safety MCUs

Provides simple interfaces and a framework for

- Initializing and Enabling Safety diagnostics/Features prescribed by the Hercules Safety Manual.
- Fault injection to allow testing of application fault handling
- Error Signaling Module (ESM) handler callback routine.
- Profiling for measuring time spent in diagnostic test/fault handling

Functions map

directly to the


Hercules

Safety Manual

Device Partition

Contex-R4F CPU

Error Signaling



http://www.ti.com/tool/safeti_diag_lib

Autory Manual Ro. Table766 Kitu/21s and Rosels Version * Aikav Autory Crist/at

- Contra - C

Uper's Guid

Texas Instruments

SafeTI™ Motor Control Example Hercules RM46x MCU Resolver SPI Lockstep Motor CPUs LAL Coutex.... VBM® Encoder eQEP Sensors Angle Angle Angle (SMO) Hall Check eCAP ۵ Sensor & ARM® **PWM (x6)** MOSFETs Select Cortex[™]-Ē **High-end 1**20 Angle R4F PWM Timer Check PWM **FDBK** DRV3201 Bridge Driver Speed Ref PWM eTPWM Speed Torque **PWM** Temp Voltage PID Monitor Monitor Torque/Flux Phase FOC Software Control Loop Ref Phase Phase Currents Currents Currents Bridge Current ADC ADC 1 Err Mon Check Monitor Torque PWM Flux Speed 3x FDBK Diagnose ADC 2 DCBus V Angle SMO Speed Angle Estimation **DCBus V** Estimation TPS65381 Power Supply & Safety Companion Core & **Typical Flow** I/O Voltage 5.0V LBIST OSC Mon Reset 3.3V Watchdog Error Mon Enable **Safety Flow** ABIST **Error Signal** Temp Mon 1.2V Hercules RM46x MCU TEXAS INSTRUMENTS

TPS65381 Power Supply & Safety Companion Links to Product Web Pages: **DRV3201 Bridge Driver**

Safety Designers Count on SafeTI[™]



TI's 20+ years of Designing Solutions for Safety Markets help provide:

- Embedded Processing + Analog solutions that work together
- Functional Safety integrated in device hardware
- Tools and Software prepared for safety
- Comprehensive Safety Documentation

→ Enable faster and easier customer Safety Certification



Hercules[™] Cortex[™]-R4F Safety Concept




Rationale of the Hercules[™] Safety Concept

- "Safe Island" approach
- Region of device common to all safety functions is heavily protected by hardware diagnostic measures
 - CPU
 - CPU Interrupts
 - System control of power, reset, clock
 - OS critical IP: DMA, OS timer
- Once a known safe region can be guaranteed, logic in this region can be used to provide diagnostic coverage on other regions
- This partition has shown to give strong safety metrics while minimizing impact of safety on system BOM cost




Hercules Cortex-R4F MCU safety features




1001D Dual Core Safety Concept

- Unique design to reduce common cause failures
 - Second CPU mirrored and rotated
 - Cycle delayed lockstep
 - Guard ring per CPU
 - Duplicated clock tree per CPU
- CPU Compare Module (CCM)
 - Self-test capability
 - Self-test error injection/error forcing
 - Output error injection





CPU Self Test Controller (STC/LBIST)




- Provides High Diagnostic Coverage
- Significantly Lowers S/W and Runtime Overhead
- No SW BIST (Built In Self Test) Code overhead in Flash
- Simple to configure and start BIST via register



Programmable Memory BIST (PBIST)


- All on-chip RAMS can be tested
- Simple register setup and configuration
- Typically run at startup, but can be executed during the application
- Multiple Memory Test Algorithms
- · Detects multiple failure modes



• Provides a mechanism to determine if runtime faults were caused by hard or soft error. This capability can be used to improve availability through inline recovery from soft error.



Flash / RAM ECC Protection




- ECC evaluated in the Cortex R4 CPU
 - Single Bit Error Correction and Double Bit Error Detection (SECDED)
 - ECC evaluated in parallel to processing data/instructions
 - No latency or performance impact
 - Protects Busses from CPU to Flash and RAM



Safety Aspects of Network Interfaces


 Networked peripherals (Ethernet, FlexRay, DCAN, and SCI/LIN) are considered grey-channel / black-channel communications

• In such communications application level protocols (time redundancy, CRC in data packet, etc.) are necessary






Error Signaling Module (ESM)





Clock Monitoring


- External clock prescaler (ECLK)
 - Allows external monitoring of CPU clock frequency
 - Configurable pin (GIO or ĔCLK)
- Oscillator monitor
 - Detects failure if oscillator frequency exceeds defined min/max thresholds
 - Selectable hardware response on oscillator fail
 - Reset device
 - Switch to internal 'low power oscillator' (LPO) clock source
- FMPLL slip detector
 - Indicates PLL slip if phase lock is lost
 - Selectable hardware response on PLL slip
 - Reset device
 - Switch to internal 'low power oscillator' (LPO) clock source
 - Switch to external oscillator clock source





Dual Clock Comparator (DCC)


- The DCC module is used to measure the frequency of a clock signal using a second clock signal as a reference.
 - Allows application to ensure that a fixed frequency ratio is maintained between two clock signals
 - Supports the definition of a programmable tolerance window in terms of number of reference clock cycles
 - Supports continuous monitoring without requiring application intervention
 - Alternatively can be used in a single-sequence mode for spot measurements
 - Flexible clock source selection for Counter 0 and Counter 1 resulting in several specific use cases





Digital Windowed Watch Dog (DWWD)


- The DWWD module will reset the MCU or generate a non maskable interrupt to the CPU if the application fails to service the watchdog to within the appropriate time window.
 - · Optional safety diagnostic that can detect a runaway CPU
 - · Includes a 25-bit down counter
 - Alerts the Error Signaling Module when a CPU interrupt is generated
 - Supports multiple service windows: 100%, 50%, 25%, 12.5%, 3.125%
 - · Servicing requires a specific two part key sequence
 - Once enabled can only be disabled by a system or power on reset





Memory Protection Unit (MPU)

• A Dedicated Memory Protection Unit (MPU) is implemented for select bus masters




- Bus masters include the CPU, DMA, HTU and the FTU
- A memory region is defined which allows read and write access for the bus master
- Access outside the defined region can be any of the mode
 - **Read Only:** Read access allowed for the memory accesses outside the region. Write accesses are blocked
 - No Access: Read and write access is blocked.
- In the event of a memory protection violation an error is indicated



Dual Analog to Digital Converters


- Dual12-bit ADC Cores:
 - MibADC 1 supports dedicated analog inputs & shared inputs with MibADC 2
 - Up to 16 analog channels can be shared between the 2 cores for safety critical conversions/comparison
 - Internal ADC reference voltages can be used to check converter functionality.
 - Self Test Mode enables in application detection of opens/shorts on ADC inputs
 - ADC calibration logic can improve accuracy or be used to detect drift between multiple test results.





Voltage Monitor

- Supply Voltage Monitor (VMON)
 - Holds reset until core and I/O rails in expected range (removes power sequencing requirements)
 - Asserts reset if core or I/O supply exceeds defined min/max thresholds
 - Asserts reset when core supply is below specified min voltage and asynchronously sets all I/O pins to high impedance mode





Exida Has Certified TMS570LS20216S IEC 61508 SIL 3 Capable






- Future Hercules TMS570 and RM products are planned to be assessed by Exida and/or TÜV-SÜD
- To get a Safety Certificate, Hercules MCUs are assessed for:
 - Development Process
 - Product Safety Architecture/Concept
 - Silicon
- TI has chosen to work with TÜV-SÜD (DAkkS accredited) and Exida (ANSI accredited) for both IEC 61508:2010 and ISO 26262:2011



Hercules[™] Safety MCUs Provides Developers



- Protection against random and systematic failures
- Headroom for application differentiation
- Simplified development and system certification





Hercules[™] MCU Development Tools



Hercules[™] IDEs, Compilers and RTOS Support

IDEs & Compilers



 TI Code Composer Studio – compiler qualification kit

















- Embedded Workbench for ARM is certified by TÜV SÜD as suitable for use to IEC 61508 and ISO 26262
- MDK-ARM with uVision IDE and ARM C/C++ Compilation Tools
- MULTI IDE and Green Hills Compiler certified to ISO 26262 and IEC 61608
- Tantino-Cortex-R4 with professional **HiTOP Debugger/IDE**
- CoDeSys programming system and runtime system for IEC 61131-3 programmable logic controllers
- TargetLink code generation from MathWorks Simulink/Stateflow, certified for IEC 61508
- Processor-In-the-Loop (PIL) with MathWorks Simulink
- HET IDE with Synapticad WaveViewer or WaveFormer Pro

RTOS Support







•









- FreeRTOS: FreeRTOS.org Portable, open source, royalty free, mini Real Time Kernel.
- SafeRTOS: High Integrity Systems Design assurance package for IEC61508, others
- **µC/OS:** Micrium Certifiable design package for IEC61508, others
- SCIOPTA: SCIOPTA RTOS Kernel certified by TUV for IEC 61508 and EN50128 Hercules to SIL-3
- **CODESYS:** Smart Software Solutions Control and safety runtime system for Industrial PLCs
- SMXRTOS: Micro Digital ٠ Modular RTOS that meets the needs of small to medium-size embedded systems

AUTOSAR OS/RTE:

- Vector MICROSAR Safe
- ElektroBit tresos
- ETAS RTA-OS & RTA-RTE
- TI MCAL available for AUTOSAR v4.0.3



Hercules[™] MCU Software Tools

Demos, Libraries & Example Code



Safety MCU Demos

- Safety Feature Highlight
- Ambient Light & Temperature Demo
- LED Light Show
- Maze Game
- Source Code Viewable via CCS



HALCoGen

- User Input on High Abstraction Level
- Graphical-based code generation
- Easy configuration
- Quick start for new projects
- Supports CCS, IAR, KEIL & GHS IDEs



Motor Software

- InstaSPIN-BLDC MotorWare™ Project
- Sensored FOC with redundant SMO MotorWare[™] Project





Libraries

- DSP & Math Library: Optimized for ARM® Cortex-R4 & CMSIS Compliant
- SafeTI[™] Diagnostic Library: Executable form of the safety manual

Example Code

Hercules Code Repository WIKI

MiddleWare



MISRA-compliant embedded TCP/IP stack that supports both IPv4 and IPv6 protocols.
USB Host & Device, File systems, etc...



MISRA-compliant CANopen real-time protocol and device driver used in medical automation and automotive equipment.



Ethernet Driver and light weight IP Stack



- USB Device Driver & CDC Class
- Many MiddleWare options available from RTOS providers

Flash Programming



Technologies"

CHECKSUI

SMH

Automated offline Programmers:

- Data I/O
- BP Micro Systems
- In Circuit JTAG Programmers:

SMH Technologies

- Checksum



CCS UniFlash





Code Composer Studio

Code Composer[™] Studio v5

Based on Eclipse industry standard for embedded debug tools

- Modern window environment
- Advanced source code editor
- Scalable multi-core/processor environment
- Program and Debug Application via JTAG
- Test Automation via Scripting
- Available for Windows & Linux

Support across TI's Embedded Processing Portfolio

- MSP430
- Stellaris/Tiva
- C2000
- Hercules
- C5000 & C6000 DSP

Hercules[™] Debug Features

- 6 Hardware Breakpoints
- Unlimited Software Breakpoints
- Integrated Flash Programming



l Debug - modernitez - Cade Compouer Statio (Licensed) ie Edit View Navigate Broject Target Scripti Toole Window Help		dia mas					
	(1) (1)	in the second second	TEXAS INSTRUMEN	115			
	+ − −						
		Local (L) 😤 Wetch (I)	N 60		日 英族 赤赤魚 竹下!!!		
Brockern (Debug) - C64SS Device Cycle Accurate Simulator, Little Endian/TM5320C64X+ (Project Debug 6 39: Device	g Session]	None	Value	Address 0x00000080	Type struct MODEM_PARAME.	1000	
E we Deven		🖻 🤔 g_ModamQata	6.4			AME.	
□ 10 metro (metro) et moderntx:::313 0x00001704	09: samplesP 09: phase			0x0000030 0x00000034	int int		
-== 1 c.int000 at boot.c.27 0x00001x00			0				
- C6455 Device Cycle Accurate Semulator, Little Endian/TMS320C64X+ (10/03/28 AM)		(+)- caminfreq	0	0x0000088 0x0000086	int		
G6455 Device Cycle Accurate Simulator, Little Endian/TMS320C64X4: CIO (1003-28 AM)		(0) noiseland	0-00000000	0x0000031	int[1]		
		⊟ dataSymbols (%-{0})	0	0x00000000	int		
(), (), (), (), (), (), (), (), (), (),	- 2	of tol	0.00000004	0.0000000	ITE		
🗟 medentice 🖽 👘 🗇	O Mem	ory (1) 🖂 main		- 0	· • • • • • • • • • •	9 + + F	
100 Main loop for modem transmitter example program.			(He	s 32 Bit - TI Style *	/ LED Cache VI LEP Cache	V 12 Cadre	
	080000	16FC main	Sector Contraction				
208/	00000	DEVOLUTION 012C54FM 00002000 0154D026 01800069 0240A355 0280TFAA 02000546 00002000					
S099wold main(wold)	0x0000	The second s		2000040 02000344 00	0002000 030C1FDA 02180	0326	
Sil int is	0x0000			0002000 01870059 02	1180FDA 021003ET 02000	354	
312	0x0000				109753 02109350 02148 1000346 00002000 07776		
Mill g test.1 = -161	0x0000					200 L	
314 g test.j = 0x12345678;	0x0000	TAO CERLE				1	
315 g_test.j <<= 4/	0x0000	The second s		COLLEGE OF STORE OF	DIOTSYS DOZIALZO		
<pre>316 g_test.t *= g_test.j;</pre>	0x0000		-\$258, C\$L23			822	
817	0x0000		500065 015C0264 0 160CA3 01830162 0		SC9553 OFFF0410 01907	1200	
315 /* Initialize modern transmitter */	0x0000			4101010			
B19 Initialize()// 500	0x0000	17EC 023C22E6 02	844EZA 028000KA 0	0002000 02148AF4 00	0002000 023022286 00008	6000	
····· • · · · · · · · · · · · · · · · ·	080000	0180C 0210205A 02	3C2276 00002000 0	200103A 00146AFA 31	0114130	eco	
Console 🖽 Disassembly (main) 🗉 🛛 🔹 Enter location here 🔹	24	🗏 🔯 🗂 🐂 🗖 🖻	WW Registers (1) 💷		B @@alr	9	
310 /			Name	Value	Description	13	
- MQINI 0x300016foi 018054F6 STW.0072 B3.*8F121		😑 納 Core Registers					
GM000017001 (0002000 300 2			IN AD	0x0000001			
013 g_test/1 = -16/			IIII AS	0.00000001			
0x300017041 01840028 MVX.81 0x09x0,A8			1117 A2	0x0000004			
GM000017081 01800063 MFWH.81 0x0000,A3			LIN A3	0.00000000			
0x000017001 0040805 // M/X.12 -16.54		+	1117 24	0.0000000			
ANNAL AND ANNAL AND ANNAL ANN				0.FFFFFFFF			
			UII: AS	vermm			


CCS Licensing Options

- Evaluation: Free, time limited licences for evaluation
- Node Locked: Tied to a specific computer
- Floating: Can be shared across multiple
- Free/Dev Kit: Can be used with Hercules kits w/ XDS100 emulators

http://www.ti.com/tool/ccstudio




Code Composer Studio Components:





HALCoGen: Hardware Abstraction Layer Code Generator



Features

•

•

- User Input on High Abstraction Level
 - Graphical-based code generation
 - Easy configuration
 - Quick start for new projects

Generates C Source Code

- ANSI Conforming
- Clear, structured, coding style
- Customizable code for user maintenance

Supported Drivers


- System Modules
 - Safety Init, MPU, PMU, PMM, PCR
 - LBIST, PBIST, VIM, ESM, CRC
 - EMIF, POM, DMA, PINMUX
 - Peripheral Modules
 - RTI, GIO, ADC
 - SCI/LIN, CAN, MIBSPI / SPI, I2C
 - USB, Ethernet
 - Timer Co-processor (NHET)
 - eCAP, eQEP, ePWM


Interactive Help System

- · Describes tool features and functions
- Provides detailed dependency graphs
- Provides useful example code
- Tool tip help available
- Native support for CCS, KEIL, IAR and GHS IDEs



NHET Timer Co-Processor Development Tools






- Graphical Programming Environment
- Output Simulation Tool
- Generates CCS-ready software modules
- Includes functional examples from TI

- Graphical Waveform Viewer
- Input Generation Tool
- Seamless interface to coding tool
- Upgradable to Full SynaptiCAD



Hercules[™] Development Kit Overview



Hercules[™] Development Kits

TMDXRM48USB – RM48 USB Stick Kit TMDX570LS31USB - TMS570 USB Stick Kit TMDX470MF066USB – TMS470M USB Stick Kit

- USB Powered
- On Board USB XDS100v2 JTAG Debug
- On Board SCI to PC Serial Communication
- Access to Select Signal Pin Test Points
- LEDs, Temp Sensor & Light Sensor
- Accelerometer
- CAN transceiver

TMDXRM48HDK – RM48 Development Kit TMDXRM46HDK – RM46 Development Kit TMDXRM42HDK – RM42 Development Kit TMDX570LS31HDK – TMS570 Development Kit TMDX470MF066HDK – TMS470M Development Kit

- On Board USB XDS100v2 JTAG Debug
- External high speed emulation via JTAG RJ45 10/100 ENET (TMS570 & RM48 & RM46)
- CAN Tranceivers
- LEDs, Temp Sensor & Light Sensor
- TRACE pads for ETM/RTP/DMM (TMS570 & RM48)
- USB-A Host Interface (RM48 & RM46)
- USB-B Device Interface (RM48 & RM46)



Software Included in Each Kit: CCStudio IDE: C/C++ Compiler/Linker/Debugger HALCoGen Peripheral Driver Generation Tool Hercules Safety MCU CCS and nowFlash Flash Programming Tools HET IDE: Simulator & Assembler GUI Demo with Project/Code Examples






Development

Evaluation

72



Hercules™ LaunchPad



LaunchPad Demos




Kit Overview

- USB powered
- On board USB XDS100v2 JTAG debug
- On board SCI to PC serial communication
- GIO & NHET LEDs
- Ambient Light sensor
- 40 pin BoosterPack XL Header
- Footprint for an Expansion header (not populated) to bring out all MCU Pins
- USB Cable
- Quick Start Guide



Hercules[™] Motor Control Development Kits





SafeTI[™] Hitex Safety Kit



Hitex Safety Kit Software



Kit Overview


- Cost effective entry into functional safety related to ISO26262 and IEC61508
- Evaluation board supporting all safety features according to the safety manual
- Error injection and reaction monitoring by second μC connected to GUI
- Full source code available for modification of the application or including the library in your own application
- Evaluation version of compiler and debugger included
- Evaluation version of SafeRTOS included
- User friendly documentation


http://www.hitex.com/safeti




Hercules™ LaunchPad

- Main Features
 - USB Powered
 - On Board USB XDS100v2 JTAG Debug
 - On Board SCI to PC Serial Communication
 - BoosterPack XL Interface
 - Access to Select Signal Pin Test Points
 - GIO Push Button
 - 1 White GIO LED
 - 1 White NHET LED
 - 1 Red nERROR LED
 - Ambient Light Sensor
 - 100p QFP Packaged MPU
- \$19.99 USD
 - TMS570 Orderable Part #
 - LAUNCHXL-TMS57004
 - RM42 Orderable Part #
 - LAUNCHXL-RM42





Hercules[™] Development Kit (HDK)






Printed Circuit Board Design Considerations



MCU Package Selection – 100p (PZ) QFP




Typical Package Information:

- Package Size = 14x14 mm
- 16 x16 mm including leads
- 25 pins on each side
- 0.5 mm pin pitch




MCU Package Selection – 144p (PGE) QFP






MCU Package Selection – 337p (ZWT) BGA





MCU Crystal Selection – TMS570 & RM48




TI strongly encourages each customer to submit samples of the device to the resonator/crystal vendors for validation. The vendors are equipped to determine what load capacitors will best tune their resonator/crystal to the microcontroller device for optimum start-up and operation over temperature/voltage extremes.

Typical Crystal Connections:


- OSCIN & OSCOUT pins
- BGA Packages: Kelvin GND
- Frequency Range: 5 to 25MHz




External JTAG Headers




20 Pin CTI



60 Pin MIPI



20 Pin ARM






External XDS JTAG Emulators






Power Supply Requirements






Power Supply Requirements






Hercules & TPS65381 Safety Companion IC



For more information about the TPS65381 go to : http://www.ti.com/product/tps65381-q1



ADC Decoupling Capacitors





Exercise: Hercules Safety MCU Demos



Lab1: Hercules[™] Safety MCU Demos

To launch the demo software go to:

start

 \rightarrow Programs \rightarrow Texas Instruments \rightarrow Hercules \rightarrow Hercules Safety MCU Demos






Hercules Cortex[™]-R4F Architecture Overview: Memory Map, Clocking, Exceptions



High Performance Cortex-R4F floating-point CPU






Cortex-R4F Features

- 32-bit ARM and 16/32-bit Thumb2 instruction set
- Integer unit with integral Embedded ICE-RT logic
- Dynamic branch prediction with a global history buffer and return stack
- Floating Point Unit
- Low interrupt latency
- Non-maskable interrupt
- · Harvard level one memory system with:
 - Tightly-Coupled Memories (TCM) interfaces with support for error correction or parity checking memories
 - Memory Protection Unit (MPU)
- Level two memory interface:
 - Single 64-bit master interface
 - 64-bit slave interface, TCM RAM blocks and cache RAM blocks.
- Debug interface to a CoreSight® ETM-R4® or CoreSight DAP



Cortex-R4F Pipeline



Data Types


- The processor supports following data types
 - Double Word (64 bit)
 - Word (32 bit)
 - Half Word (16 bit)
 - Byte (8 bit)
- Although the processor supports unaligned accesses, TI does not recommend using unaligned accesses for bus performance
 - Above data types should be aligned at their respective size boundary
 - Most unaligned accesses are converted into multiple aligned accesses
- The TMS570 devices store their data in word invariant big endian format (BE32) due to a modification in the memory interface
- The RM4 devices store their data in little endian format (LE)






Memory Map TMS570LS31x and RM48x

- Flash starts at 0x0000000 and CPU RAM starts at 0x08000000 by default
- Flash is mirrored outside of CPU TCM space for ECC diagnostics
- Code execution is only allowed from Flash, RAM and external asynch memory by default
- System and peripheral control registers' space is defined to be "strongly-ordered" by default
- CPU accesses to "Reserved" areas results in an Abort exception
- Behavior on accesses to reserved locations within defined frames specified in datasheet







Clock Sources and Domains: TMS570LS31x/21x



Clock Sources and Domains: RM48x/RM46x



Phase-Locked-Loops (PLL1 and PLL2)



- PLL1 is configured using PLLCTL1 and PLLCTL2 registers
- PLL2 is configured using PLLCTL3 register
- TRM describes procedure for configuring frequency modulation settings for PLL1
- Frequency modulation not available for PLL2



Reset Sources

- Power-on Reset
 - Asserted by external voltage supervisor, or by internal voltage monitor
- Oscillator fail
 - Asserted by internal clock monitor when enabled by software
- CPU Reset
 - Asserted by CPU self-test controller after LBIST operation completes
- Software Reset
 - Asserted by software writing to the exception control register
- External Reset
 - Asserted by external circuitry driving the warm reset (nRST) signal LOW
- Debug Reset
 - Asserted by ICEPICK JTAG module



Hercules[™]: Flash Tools





<return_value> nowECC [options] -i <input_file> [-o <output_file>]

- Generates ECC data for program flash
- Command-line executable
- Return value = 0 indicates no error during operation
 - Separate error codes to differentiate each type of error
- Input_file is only required parameter
 - Can be Extended Tektronix, Intel Hex, Motorola-S, COFF or ELF format
- Output_file specifies the name of the output file to be generated
 - If no name is specified, ECC is appended to input file specified



Options for Flash Programming

- On-board programming using Code Composer Studio v5.x/CCS UniFlash
 - Requires JTAG connection
 - Emulators Supported:
 - Blackhawk BHUSB560M
 - Spectrum Digital XDS200, XDS510USB, XDS560RUSB
 - Signum JTAGjet
 - Texas Instruments XDS100v2, XDS560
- On-board programming via customer boot-loader code
 - Must use Texas Instruments released API routines
 - Multiple communication interfaces can be used
 - Necessary to validate program and erase routines
- Off-board programming
 - Single-device or Concurrent programming
 - Supports high degree of automation



UniFlash Flash Programming Tool



166 I.	CCC.	UniFl	an h	
			ası	

File Program Session <u>W</u> indow <u>H</u> elp	- PRIMARYIN
Type your filter text here RM48L950 - Texas Instruments XDS100v2 USB Emulator/Ci RM48L950 Flash Settings Range Options Erase Options Programs	RM48L950 Flash Settings < RM48L950 - Texas Instruments XDS100v2 USB Flash Settings Crystal Frequency (MHz) 16.0 Enable Programming to OTP Memory ✓ Auto ECC Generation Flash Verify ● Verify ● Fast Verify ● None Range Options Note: the range option affects erase, program load AND verification. If range option is enabled, only the given range(s) will be affected for these operations. Enable Range Option Range(s): 0x0000000-0x0009FFFF,0x00400000-0x0044FFFF Erase Options © Entire Flash
➡ Console 🛛	
Iniflash Debug Console	CUME~1\a0864766\LOCALS~1\APPLIC~1\.TI\3738894654\0\0/temptarge
alea carget conriguration from: C:(DO	
<	

- PC-based software tool
- · Communicates with microcontroller via JTAG
- Can be used to program and erase flash memory
- Based on Eclipse Supports Windows and Linux

UniFlash WIKI



Flash Application Programming Interface (API)

- Distributed only as an object library file
- Supports flash operations out of on-chip RAM
- Supports operations at max specified device clock frequency
- Library routines for
 - Blank check
 - Compaction
 - Erase
 - Program zeros
 - Program data
 - Calculate checksum
 - Verify
- Routines also manage ECC




Real-Time Interrupt Module (RTI)



RTI: Counter Block Diagram



 Two independent counter blocks for generating different time bases






RTI: Compare Block Diagram

RTI Compare Features:

- Four compare interrupts and DMA requests
 - Each can use either of the two available free-running counters
 - Automatic update of compare values to minimize CPU intervention
 - Option to generate DMA request as well as the compare interrupt
- Two counter-overflow interrupts
 - Generated when a free-running counter overflows and goes to zero







Vectored Interrupt Manager (VIM)



VIM: Block Diagram



VIM: Connection Block Diagram



VIM: Main Features

VIM Hardware

- Dedicated Vector Interrupt interface to ARM CPU
- Hardware relocation of the IRQ vector address
- Hardware assistance for prioritizing and controlling interrupt sources

VIM Functions

- 96 interrupt requests
- Map interrupt request to interrupt channel via programming.
- Provides programmable priority through interrupt request mapping
- Prioritizes the interrupt channels to the CPU
- Provides the CPU with the address of the interrupt service routine (ISR)

VIM Modes

- Legacy ARM7 Mode (FIQ/IRQ)
- Vectored interrupt (FIQ/IRQ)
- Hardware vectored interrupt (IRQ only)



Direct Memory Access (DMA)



DMA: Main Features

- 32 channels with individual enable
- 64 DMA requests
 - Software and hardware DMA requests (event synchronization)
- Supports 8, 16, 32 or 64 bit transactions
- Multiple addressing modes for source/destination
 - fixed, incrementing, indexed
- Auto Initiation

- Channel chaining capability
- 1 FIFO (First In First Out)
- One AHB master port (64 bit wide) to interface with the bus matrix
- One slave port to interface with VBUS for register interface
- Memory Protection for the address range DMA can access

Note: Not all Hercules MCUs are available with a DMA



DMA: How to Start a Transfer?

- Software requests
 - By setting bit x in SWCHENAS [31:0] register transfer (channel x) will be triggered.
- Hardware requests
 - An active DMA request signal will trigger a DMA transaction.
 - Up to 64 DMAREQ lines can be handled.
 - Since DMA controller is clocked by HCLK, the duration of all DMA requests signals must be at least HCLK long.
- Triggered by other control packet
 - When a control packet finishes the programmed number of transfers it can trigger another channel to initiate its transfers.




DMA: Channel Interrupts

- Each channel can be configured to generate interrupts on several transfer conditions:
 - FTC (Frame Transfer Complete) interrupt
 - LFS (Last Frame Transfer Started) interrupt
 - HBC (First Half of Block Complete) interrupt
 - BTC (Block Transfer Complete) interrupt
 - BER (Bus Error) interrupt



Memory Protection






General-Purpose I/O (GPIO)




GIO Main Features

- Two ports (GIOA/B), each with 8 bidirectional and bit-programmable I/O pins
- External interrupt capability
 - Programmable interrupt detection on single or both edges
 - Programmable edge detection polarity
 - Programmable interrupt priority
- Possible pin configurations:
 - Data direction
 - Data input/output
 - Data set/clear
 - Open drain
 - Pull-up/Pull-down






GIO Block Diagram





GIO Cell Configuration




Register	Description	
GIOPSL	Selects the pull type at pin (pull-up / pull-down)	
GIOPULDIS	Disables the pull control capability at pin	
GIOPDR	Controls the open drain configuration of the pin	
GIODOUT	Controls what information is sent to external pin when configured as output	
GIODIN	Receives information from external pin	
GIODIR	Controls the direction of the pin (input / output)	



High-End Timer (N2HET)



High End Timer (NHET)



- User-programmable Timing Co-Processor
- Provides high level and complex timing functions with low CPU overhead
- 128 word instruction RAM with Parity protection
- Dedicated DMA functionality (HTU) to transfer data from NHET to Data Ram w/o CPU
- Conditional program execution based on pin conditions and compares
- 32 input/output (I/O) channels (pins) for complex or classical timing functions such as capture, compare, PWM, GPIO
- Suppression filters eliminate undesired input frequencies
- Multiple 25-bit virtual counters for timers, event counters, and angle counters
- High Resolution I/Os and coarse resolutions implemented by sub loops for multiple resolution capability



NHET: Application Examples

Pulse Width Modulation

- Single / multi channel PWMs
- PWM with synchronous / asynchronous duty cycle update
- PWM with synchronous period update
- Phase shift PWM's using RADM64 instruction

Other Features

- Frequency Modulated Output
- Pulse width count (using PWCNT)
- Time stamp (using WCAP)
- Event counter (using ECNT)
- Pulse accumulator example (using ECNT)
- Multi-resolution scheme

Frequency and Pulse Measurements

- Pulse width and period measurement (using PCNT)
- Period measurement using PCNT in HR mode, HRshare feature and 64 bit read access with "auto read/clear" bit set



NHET: Command Line Assembler

• Invoking the NHET assembler (hetp.exe):

hetp [options] input file

• Options:


- c32 produces an output file containing assembler directives for the TMS570 CodeGen Tools
- -hc32 produces a **C file** and a **header file**. (used together with the -nx option)
- nx specifies the x-th HET module on the device (used together with -hc32 option)
- I (lowercase L) produces a listing file with the same name as the input file with a .lst extension.
- -x produces a cross-reference table and appends it to the end of listing file.
- Example: hetp -hc32 -n0 pwm.het
- Input: pwm.het contains the assembly source of the HET program
- Output: pwm.c provides a C array, which contains the HET program opcode
 - pwm.hprovides a C structure, which allows a simpleaccess to the NHET fields from other C code



High-End Timer Transfer Unit (HTU)



HTU: Block Diagram





HTU: Main Features

- CPU and DMA independent
- Master Port to access directly system memory
- HTU master accesses protected by dedicated Memory protection Unit
- One Slave port to interface with VBUS for register interface
- Maximum of 8 double control packets supporting dual buffer configuration
- Control packet information is stored in RAM protected by parity
- Event synchronization (HET transfer requests)

- Support 32 or 64 bits transaction
- Addressing modes for HET address (8 byte or 16 byte) and system memory address (fixed, 32 bit or 64bit)
- Each type of interrupt can be routed to either two different host CPUs
- One shot, circular and auto switch buffer transfer modes
- Request lost detection



Exercise: PWM Generation using the NHET



Overview

- In this exercise we will:
 - Create a new HALCoGen Project
 - Configure HALCoGen to generate
 - A basic PWM with a period of 1 second and a duty cycle of 75%
 - Use the PWM to toggle the NHET[08] LED on the board
 - Generate and Import code into Code Composer Studio
 - Build and Deploy our code to the microcontroller
- Required Hardware:
 - Windows Based PC (WinXP, Vista, 7)
 - TMS570 LaunchPad or RM4 LaunchPad
- Required Software:
 - HALCoGen
 - <u>Code Composer Studio</u>










HALCoGen GUI Overview


Module Selection/Configuration






HALCoGen Help

 HALCoGen's embedded help window provides full documentation of each communication drivers, implemented functions, file dependencies





HALCoGen File Dependencies and Function Listing






Set up a New HALCoGen Project



• To launch HALCoGen go to:




- \rightarrow Programs \rightarrow Texas Instruments \rightarrow Hercules \rightarrow HALCoGen
- Create a new project:
 - File \rightarrow New \rightarrow Project
- For the TMS570 Kit:
 - Choose Family: TMS570LS04x
 - Device: TMS570LS0432PZ
- For the RM4 Kit:
 - Choose Family: RM42x
 - Device: RM42L432PZ
- Then define a name: 'PWM'
- Location: "C:\myWorkspace"





Driver Enable







HAI

NHET PWM Configuration



- In 'HET' → 'PWM 0-7' tab:
 - Configure PWM 0 to 75% Duty Cycle, with a Period 1000000.00uS on Pin 8


HC HAL Code Generator - [HET] ::	1 (]		
Start Page RM42L432PZ PINMUX RTI GIO LIN SCI MIBSPI1 SPI1 SPI2 S	SPI3 CAN1 CAN2	ADC HET ESM	< ▶
HET1 Global Timing Configuration Pwm 0-7 Pwm Interrupts Edge 0-7 Edge Interrupts	Cap 0-7 Pin 0-7	Pin 8-15 Pin 16-23	4
PwM 0 High Polarity: PwM 0 + tDuty → Low Polarity: Duty [%]: 75 Period [us]: 1000000.000 Duty 1	С ————————————————————————————————————		
PwM 1 High Polarity: tPeriod tPeriod PwM 1 total tPeriod tPeriod Duty [%]: 50 500.480 Period [us]: 1000.000 1000.320			
			N
Output			• ₽
Loading: EQEP: 'EQEPv000.xml' Load complete			
			>
For Help, press F1	Ln 1, Col 1	Read CAP	OVR



N2HET Output Configuration



- In the 'HET' \rightarrow 'Pin 8-15' tab:
 - Enable the output on Pin 8



• Generate Code: File \rightarrow Generate Code





Setting up Code Composer Studio

Launch Code Composer Studio (CCS)



- / start
- → Programs → Texas Instruments → Code Composer Studio v5 → Code Composer Studio v5
 - When it launches, CCS will ask you to select a workspace, we will chose "C:\myWorkspace"

w growse
OK Cancel


Once CCS loads, go to
 File → New → CCS Project

Ame	alt-Sulpet	" Louis and the second s		
Many Pile, Open Pile,		El Cander Maie Road		
Lince Chine All	CbH+W CkH+Shitt+W	🗟 tolurce Hen 📷 Hanader File	till Inn Bain function Lion is sayiy by Usfault. r called after startig. t this function to implement	
Sava Sava M Sava M Tarant	01+5 01+9W+9	Prie Golos Target Cardgonator: Ne Gontation Ne Ontation A - Cardgonator: Ne Restance A - Cardgonator: Ne Restance A - Cardgonator: Ne		
Hose Ramane Raman Convert Live Delivat	12 15 15 Te	CONK.	101 - 107	
all was	(think)			
subdi Warkpace			N 151 #2 ex gins to outgut #3	
itz kepet		di giolethirecti	na (hetFORT, OsFTFFFFFF))	
Avgeetbee	Alt+Enter	gindetBit(herPORT, 1, 1);		
Linespeaks: [Ecentre] 21heks-1 (Ecentre]		<pre>Wi Wi //*_Infimite) Wi while(4);</pre>	and al.	
Dit		11		



Setting up our Project

- Our project name needs to match the name of our HALCoGen Project:
 'PWM'
 New CCS Project
- Make sure that your project 'Family' is set to ARM
 - Next, set the Variant to "Cortex R"
 - For the TMS570 kits:
 - Choose: TMS570LS0432
 - For the RM4 kits:
 - Choose : RM42L432
 - Then set the 'Connection' to the Texas Instruments XDS100v2
 - Then select 'Empty Project
 - Then click 'Finish'








Setting up our Project



- Next we need to add our 'include' directory to the project from the CCS "Project Explorer"
 CCS Edit - Code Composer Studio
 - Right click on the 'PWM' project in the Project Explorer


Then choose
 'Properties'





Setting up our Project

- Then in the 'Properties' window expand the 'Build -> ARM Compiler' category and select 'Include Options'
- Then select the button to add the directory with our '.h' header files
- In the 'Add directory path' window, click the 'Workspace...' button








Enter Code into the CCS Project



 Expand the project and open the "sys_main.c" file from the 'source' folder in the CCS "Project Explorer"





Code Composer Studio



- In the Code Composer Project and enter the following code:
 - Inside User Code 1, insert the code below.

```
/* USER CODE BEGIN (1) */
#include "het.h"
/* USER CODE END */
```

– Then in User Code 3, insert the code below.


```
/* USER CODE BEGIN (3) */
hetInit();
while(1);
/* USER CODE END */
```



Compiling the Project



- The code is now complete and we are ready to build our project.
 - Go to Project \rightarrow Build All




NOTE: It may take a 3 to 5 minutes to compile the RTS (Run Time Support Library) the first time a project is built.



Programming the Flash



- We are now ready to program the flash.
 - Go to Run \rightarrow Debug
 - A new window should appear as it programs the flash memory.
 - This may take a few moments.






Testing our Program



• Click the green arrow on the debug tab to run our program




- Alternatively the program can be run without the debugger connected by pressing the PORRST button on the LaunchPad
- Clicking the red square on the debug tab to terminate the debugger's connection
- Hitting the reset button on the board and observe the behavior of the NHET LED



• Congratulations! You have completed the exercise.




Possible Errors



before v5.5

• RM42x kits:

A build error may occur when using some versions of Code Composer Studio




This error occurs because certain versions of CCS do not include the RTS (Run Time Support Library) for the little endian non floating point Cortex-R4 (rtsv7R4_T_le_eabi.lib) by default.

	Properties for PWM	
To resolve this issue:	too the lad	Seneral Or +
1) Open the "Properties" for the CCS project	Build ARM Coupley Processor Options Optimustion Delay Options	Configuration: Debog [Active]
1) In the "General" Settings:	- Include Optione MESRA-C:2004	Output type: Electricitie
• Set the "Device endianness:" to "little"	Advanced Options APM Linker Debug	Dente ant
 Set the "Runtime support library:" to "<automatic>"</automatic> 		Yosiont Contract R MM PM P2L432 MM Contraction Texus Instruments x05500x2 USB Emulator Image to project in target -configuration automatically Image the project in target -configuration automatically
		Advanced settings
2) Re-Build the CCS project		Device enderverse: #the with the Complex version: TT +5.0.4 with the main the device of the device o
NOTE: It may take 3 to 5 min to compile the RTS Library after this configuration change is		Output format: Letier connered file: Puttime apport Brany: -28/09/01C2 -28/09/01 -28/00 -2
made.	(2) Show advanced attaca	OK Canad




Possible Errors



TMS570 kits:

A build error may occur when using some versions of CCS before v5.5



This error occurs because certain versions of CCS set the floating point RTS (Run Time Support Library) for the big endian for non floating point Cortex-R4 MCUs by default.


E
neral (Q+ Q+ +
onfiguration Debug (Active)
Codput type: Desides Dense Earsty: But Yanat: Erstel W THSS78.5045x W Connector: Texas Dutrussets XD3105x2 U05 trailetor W (apples to whole project) CfManage the project's target configuration automatically
Advanced settings Denos enderment Exc2 Per Coxplet version It /5.0.4 Per (SUF) Per
Output format: eabl (ELF)



Multi-Buffered Serial Peripheral Interface (MibSPI)




SPI – Block Diagram & Features



- 16-bit Shift Registers
- Double-buffered TX and RX
- Master or Slave Mode
- Up to 4 SIMO / SOMI in parallel
- Selectable MSbit or LSbit first transfer
- Unused pins available as GP I/O
- CLK frequency VCLK/2 to VCLK/256
- 2- to 16-bit character length
- Selectable CLK phase and polarity
- Interrupt / DMA requests when
 - TX buffer empty
 - RX buffer full



MibSPI – Block Diagram, Features



- 16-bit Shift Registers
- Up to 128 buffers for TX and RX
- Up to 8 transfer groups
- 15 sources to trigger transfers
- Memory protected by parity
- Master or Slave Mode
- Up to 4 SIMO / SOMI in parallel
- Selectable MSbit or LSbit first transfer
- Unused pins available as GP I/O
- CLK frequency VCLK/2 to VCLK/256
- 2- to 16-bit character length
- Selectable CLK phase and polarity
- Programmable interrupt and DMA request generation conditions
- Up to 16 DMA requests




SPI / MibSPI Safety Features

- Parity Error detection for all reads from MibSPI RAM
- Continuous monitoring of transmitted data in master and slave modes
- Detection of slave de-synchronization (master mode only)
- Timeout for a non-responsive slave (master mode only)
- Receiver overrun interrupt condition to prevent data loss
- Detection of a mismatch in data length






Transfer Mode – Five Pin Option





Clock Options



CLOCK POLARITY = 0, CLOCK PHASE = 0

CLOCK PHASE = 0 (SPICLK WITHOUT DELAY)

- DATA IS OUTPUT ON THE RISING EDGE OF SPICLK


- INPUT DATA IS LATCHED ON THE FALLING EDGE OF SPICLK

- A WRITE TO THE SPIDAT REGISTER STARTS SPICLK



SPI / MibSPI Parallel Mode


- In order to achieve higher data flow, the parallel mode of the SPI / MibSPI enables the module to send data over more than one data line (Parallel 2, or 4).
- Figure of Parallel Mode with Shift register MSB first:



- Notes:
 - When parallel mode is used, the data length must be set as 16 bits
 - If parity is enabled one additional SPICLK will trigger the parity bit transfer



Timing Setup – Delay Register (SPIDELAY)





Controller Area Network (DCAN)




DCAN Features Overview

- Full CAN according to protocol version 2.0 part A, B
- Standard and Extended Identifiers
- Programmable Bit Timing, Bit rates up to 1 MBit/s
- Up to 128 Message Objects (MO)
- Identifier Masks for each Message Object
- Programmable FIFO mode for Message Objects
- Dual clock feature
- Possible automatic retransmission of a frame in case of lost arbitration or error
- Bus diagnostic: Bus off, Bus error passive, Bus error warning, Bus stuck dominant
- Frame error report: CRC, Stuff, Form, Bit and Acknowledgement errors
- Programmable loop-back modes for self-test operation
- Suspend modes for debug support
- Parity check mechanism for all RAM modules





DCAN Block Diagram & Features




- Full CAN (protocol version 2.0 A, B)
- CAN Core
 - Handles all CAN protocol functions
- Message Handler
 - Controls data transfer between CAN core, message interface registers and RAM
 - Handles acceptance filtering and interrupt/DMA requests
- Message RAM
 - Up to 64 Message Objects
- Registers & Message Object access (IFx)
 - Status and configuration registers for module setup and indirect Message Object access through interface registers (IFx)
- Module Interface
 - 2-bit interface to VBUS peripheral clock domain




CAN Bus

- Two wire differential bus (usually twisted pair)
- Max. bus length depend on transmission rate
 - -40 meters @ 1 Mbps





CAN Node Wired-AND Bus Connection





http://www.ti.com/product/sn65hvd232



CAN Message Format

- Data is transmitted and received using Message Frames
- 8 byte data payload per message
- Standard and Extended identifier formats







FlexRay / Transfer Unit (Available on select TMS570 MCUs Only)




FlexRay Feature Overview


- Open Bus System
- Support of redundant transmission channels
- Data rate of 20 Mbit/sec (10Mbit/sec per channel)
- Support of a fault tolerant synchronized global time base
- Static and dynamic data transmission (scalable)
 - Deterministic data transmission
 - Arbitration free transmission
- Fault tolerant and time triggered services implemented in hardware
- Support of optical and electrical physical layers



FlexRay Block Diagram




FlexRay Communication Structure






FlexRay Message Frame Format






FlexRay Communication Cycle





FTU Data Transfer Scheme





FlexRay Transfer Unit Key Features

- Data Transfer without CPU interaction
 - From FlexRay Message RAM to Data RAM (Read)
 - From Data RAM to FlexRay Message RAM (Write)
- Transfer Types
 - data and header section
 - header section only
 - data section only
- Transfer Configuration RAM (with Parity)
 - Configures the transfer sequence
 - Parity protection
- Triggers to Start a Transfer
 - CPU driven (single transfer sequence)
 - Event driven (single or continuous transfer sequence)



FlexRay Transfer Unit Key Features...

- Different Transfer Conditions
 - If the status flags (header section) of the respective message buffer has been updated
 - If the data section of the respective message buffer has been updated
 - Always
- Maskable interrupt generation when Message Buffer transfer is finished
- Memory Protection Unit
 - One memory section (start- and end address) can be defined
 - No memory section is setup after reset



Ethernet Media Access Controller (EMAC)




EMAC Sub System: Features

- EMAC Module
 - Synchronous 10/100 Mbps operation
 - Standard MII or RMII to external physical layer device (PHY)
 - Master port for transfers to/from internal and external RAM
 - Transmit and Receive Quality-of-Service (QoS) support
- EMAC Control Module
 - Ether-Stats and 802.3-Stats statistics gathering
 - 8 kB local EMAC descriptor memory (CPPI RAM)
 - Enough to transfer up to 512 Ethernet packets without CPU intervention
 - Programmable interrupt logic
 - Allows restriction of back-to-back interrupt generation
- MDIO Module
 - Implements the 802.3 serial management interface
 - Can control up to 32 Ethernet PHYs using a shared 2-wire bus
 - Used to configure each PHY connected to the EMAC




EMAC Block Diagram






MII Connections



http://www.ti.com/product/dp83640



RMII Connections



http://www.ti.com/product/dp83640



Universal Serial Bus (USB) (Available on select RM MCUs Only)



USB Controller: Features



One full-speed USB device port


- Compliant to USB Specification Rev 2.0 and Rev 1.1
- Interfaces host processor and the external USB transceiver (PHY)

Two USB host ports

- Compliant to USB Specification Rev 2.0
- Based on Open Host Controller Interface (OHCI), Release 1.0a
- Support for Overcurrent protection and automatic power switching
- Second host port terminals are shared with device port terminals
 - Can use 2 USB host ports, or 1 USB host port and 1 USB device port




USB Host Port Connections



http://www.ti.com/product/tusb1105

USB Device Port Connections



http://www.ti.com/product/tusb1105



Serial Communication Interface (SCI/UART/LIN)




SCI Features

- Programmable Frame Format
 - Start Bit
 - 1 to 8 Data Bits
 - 0 or 1 Address Bit
 - 0 or 1 Parity Bit
 - 1 or 2 Stop Bits
- Asynchronous Communications Format
- 2 Multiprocessor Modes with Wake-up Capability Idle-Line Mode; Address-Bit Mode
- Programmable Baud Rate
 - More than 16 700 000 different Baud Rates
 - Max 3.125Mbps with 100MHz VCLK
- Error Detection
 - Parity, Overrun and Framing Error
 - Break Detect
- Noise Protection Capability
- Double-buffered Receive and Transmit Function




SCI Block Diagram






SCI Frame Format






Typical LIN Applications (TMS570)





LIN Key Features




- Compatible with LIN 1.3 or 2.0
- LIN 2.0 Master Compliant
- HW LIN protocol handler
 - Multi-buffered receive and transmit units
 - Automatic checksum generation and validation
 - ID masks for message filtering
 - DMA capability
- Synch break detection
- Slave automatic synchronization
- Optional baud rate update
- Synchronization validation
- Automatic bit monitoring
- Automatic error detection



External Memory Interface (EMIF) / Parameter Overlay Module (POM)



EMIF: Block Diagram






EMIF: Main Features

- Asynchronous Memory Support
 - Interfaces to SRAM memories as well as NOR Flash memories
 - 22 address lines, 3 chip selects of up to 16MB each
 - 16-bit data bus width
 - Programmable cycle timings
 - Select strobe mode option
 - Extended wait mode with programmable timeout period
 - Data bus parking
- Synchronous DRAM Memory Support
 - One, Two and Four Bank SDRAM devices
 - 22 address lines, 1 chip select
 - Devices with Eight, Nine, Ten, and Eleven Column Addresses
 - CAS latency of two or three clock cycles
 - 16-bit data bus width
 - 3.3V LVCMOS Interface
 - Support for SDRAM Self-Refresh and Powerdown modes



Parameter Overlay Module



- Provides up to 32 programmable memory regions to replace non-volatile memory
 - Programmable region start address
 - Programmable region size (64 Bytes up to 256kBytes in power of 2 steps)
- Up to 4 MByte of external overlay memory
 - 22 bit start address size

Program


Memory

- Overlay memory is memory mapped
 - Writable by any master (e.g. CPU, DMA, DMM, etc.)

Data


Address

Wrapper





POM - Overlay Region Example






Multi-Buffered Analog to Digital Converter (MibADC)




MibADC Block Diagram





MibADC ADC Implementation

- Available Dual12-bit ADC cores:
 - MibADC1 (AD1IN + ADSIN = 24 ch)
 MibADC2 (ADSIN = 16 ch)
 - 16 analog channels shared between the 2 cores for safety critical conversions/comparison
 - Internal ADC reference voltages can be used to check converter functionality
 - Self Test Mode enables application to detect opens/shorts on ADC inputs
 - ADC calibration logic can improve accuracy or be used to detect drift between multiple test results
 - \rightarrow offset error correction




Note: Not all Hercules MCUs are available with dual ADCs




MibADC Operation Modes

Conversion Mode	 Normal active mode for converting the selected external input voltage 					
Sample Capacitor Discharge Mode	Active mode that grounds the ADC sampling capacitor					
Calibration Mode	Special active mode for calibration using internal reference voltages					
Self-Test Mode	Active mode for failure-detection using internal reference voltages					
Power-Down Mode	 Inactive mode in which the ADC internal clock is stopped 					




MibADC Conversion Groups

Input Channel Select Registers





MibADC Conversion Result







MibADC Interrupts

Group Conversion End	All channels that are assigned to a particular group are converted						
Group Memory Threshold	Number of conversion results exceed threshold register value						
Group Memory Overrun	 Number of ADC conversions exceed the number of buffers allocated for that conversion group 						
Magnitude Threshold	 Magnitude comparison of conversion result on up to three channels. Programmable compare between two channels' conversion results or a channel's conversion result with a threshold value 						
Parity Error	 On parity error the ADC module sends a parity error signal to the System module 						




Exercise: Using the MibADC to collect Ambient Light Sensor data



ADC Exercise Overview

- In this exercise we will:
 - Acquire data from the ambient light sensor using the ADC module
 - Send the converted ADC value back through the SCI/UART module to the PC.






Set up a New HALCoGen Project



• To launch HALCoGen go to:



- \rightarrow Programs \rightarrow Texas Instruments \rightarrow Hercules \rightarrow HALCoGen
- Create a new project:
 - File \rightarrow New \rightarrow Project
- For the TMS570 Kit:
 - Choose Family: TMS570LS04x
 - Device: TMS570LS0432PZ
- For the RM4 Kit:
 - Choose Family: RM42x
 - Device: RM42L432PZ
- Then define a name: 'ADC'
- Location: "C:\myWorkspace"





Driver Enable



• Enable the SCI and ADC drivers in the 'Driver Enable' sub tab of the device

Elle Edit View Tools Window Help Start Page TMS570LS0432PZ PINMUX RTI GIO LIN SCI MIBSPI1 SPI2 SPI3 CAN1 CAN2 ADC HET 4 = General Driver Enable SAFETY INIT R4-MPU-PMU Interrupts VIM General VIM RAM VIM Channel 0-31 VIM Channel 32-63 4 Enable Driver Compilation Click and mark the required modules for driver compilation from below: Enable GIO driver * Enable GIO driver * Enable SPI driver * Enable CAN driver Enable CAN driver Enable CAN driver Enable CAN driver Enable CAN driver Enable CC driver Enable CC driver Enable ECC driver Enable ECC driver Enable FEE driver Enable FEE driver Enable SPI driver * Enable SPI driver * Enable CAN driver Enable CAN driver Enable CAN driver Enable CAN driver Enable CC driver Enable ECC driver Enable FEE driver Enable SEE * ' FEE * '	HAL Code Generator - [TMS570LS0432PZ]		_	
Start Page TMS570L50432P2 PINMUX RTI GIO LIN SCI MIBSPII SPIZ SPI3 CANI CAN2 ADC HET 4 * General Driver Enable SAFETY INIT R4-MPU-PMU Interrupts VIM General VIM RAM VIM Channel 0-31 VIM Channel 32-63 4 Fnable Driver Compilation Chable BTI driver Enable BTI driver Enable BTI driver Enable BTI driver Enable SPI driver ** Enable CAN2 drivers Enable CAN2 drivers Enable CAN2 drivers Enable CAN2 driver Enable CAN2 driver	^ž <u>F</u> ile <u>E</u> dit <u>V</u> iew Tools <u>W</u> indow <u>H</u> elp			
General Driver Enable SAFETY INIT R4-MPU-PMU Interrupts VIM General VIM RAM VIM Channel 0-31 VIM Channel 32-63 4 Enable Driver Compilation Click and mark the required modules for driver compilation from below: Enable RTI driver Enable RTI driver Enable SPI driver ** Enable CAN drivers Enable CAN driver Enable CEP driver Enable CEP driver Enable ERE driver Coduct	i 🖥 - 👌 💕 🚽 🕼 🖕 🕒 🖄 🖕 🔍 🗠 🖓 🖉 🖉 🖓 🚽 🖗 🖗 🖄 🛃	3 ₋		
Enable Driver Compilation Click and mark the required modules for driver compilation from below: Enable RTI driver Enable GIO driver ** Enable GIO driver ** Enable SPI drivers Enable SPI driver ** Enable SPI driver ** Enable SPI3 driver ** Enable SPI3 driver ** Enable SPI3 driver ** Enable CANI driver Enable EC driver Enable EC driver Contput C	Start Page TMS570LS0432PZ PINMUX RTI GIO LIN SCI MIBSPI1 SPI1 SPI2	SPI3 CAN1 CA	AN2 ADC HET	⊴ ▶ ╤
Click and mark the required modules for driver compilation from below:	General Driver Enable SAFETY INIT R4-MPU-PMU Interrupts VIM General VIM RAM	VIM Channel 0-31	VIM Channel 32-	-63 4 🕨
Click and mark the required modules for driver compilation from below:	- Evalue Diver Convitien			
Mark/Unmark all drivers Anable RTI driver Anable GIO driver ** Enable GIO driver ** Enable SPI driver ** Enable SPI driver ** Enable SPI driver ** Enable SPI driver ** Enable CAN1 driver Enable CAN2 driver Enable CAN2 driver Enable CAN2 driver Enable CAN2 driver Enable CAC driver Enable CAC driver Enable EQEP driver Enable EQEP driver Enable EQEP driver Enable FEE driver				
Enable RTI driver Enable GIO driver ** Enable SDI driver ** Enable SPI drivers Enable SPI driver ** Enable SPI driver ** Enable MIBSPI driver ** Enable CAN drivers Enable CAN drivers Enable CAN drivers Enable CAN drivers Enable CAN drivers Enable CAN drivers Enable ADC driver Enable ADC driver Enable DCC driver Enable DCC driver Enable EQEP driver Enable EQEP driver Enable FEE driver Coutput	Click and mark the required modules for driver compilation from below:			
Enable GIO driver ** Enable SIO driver ** Enable SPI drivers Enable SPI driver ** Enable SPI3 driver ** Enable CAN driver Enable CAN drive	Enable BTL driver Mark/Unmark all drivers			
Enable LIN driver / Enable SCI driver (SCILIN:LIN in SCI mode) Enable SPI driver ** Enable SPI3 driver ** Enable SPI3 driver ** Enable CAN drivers Enable CAN drivers Enable CAN drivers Enable ADC drivers Enable ADC drivers Enable DCC driver Enable CRC driver Enable CRC driver Enable EQEP driver Enable FEE driver Ver X				
Enable SPI driver ** Enable SPI3 driver ** Enable SPI3 driver ** Enable CAN drivers Enable CAN drivers Enable CAN2 driver Enable CAN2 driver Enable CAN2 drivers Enable CAN2 drivers Enable CAN2 drivers Enable DCC drivers Enable DCC driver Enable DCC driver Enable CRC driver Enable EQEP driver Output V # × Loading: FEE: 'FEEv000.xml'				
 Enable SPI3 driver ** Enable CAN drivers Enable CAN driver Enable CAN driver Enable CAN2 driver Enable ADC drivers Enable DCC driver Enable CRC driver Enable EQEP driver Enable FEE driver Output PE: 'FEEv000.xml' 				≡
Enable MIBSPI driver / Enable SPI1 driver ** Enable CAN driver Enable CAN1 driver Enable CAN2 driver Enable ADC driver Enable ADC driver Enable DCC driver Enable CRC driver Enable CRC driver Enable EQEP driver Enable FEE driver				
Enable CAN drivers Enable CAN1 driver Enable CAN2 driver Enable ADC drivers Enable HET drivers Enable DCC driver Enable CRC driver Enable EQEP driver Enable FEE driver Output • • • × Loading: FEE: 'FEEv000.xml'				
Enable CAN1 driver Enable ADC drivers Enable HET drivers Enable DCC driver Enable CRC driver Enable EQEP driver Enable FEE driver Output • # × Loading: FEE: 'FEEv000.xml'				
Enable CAN2 drivers Enable ADC drivers Enable DCC driver Enable CRC driver Enable EQEP driver Enable FEE driver Output Coutput Loading: FEE: 'FEEv000.xml'				
Enable HET drivers Enable CRC driver Enable EQEP driver Enable FEE driver Output V # × Loading: FEE: 'FEEv000.xml'				
Enable DCC driver Enable CRC driver Enable EQEP driver Coutput Coutpu	Enable ADC drivers			
Enable CRC driver Enable EQEP driver Enable FEE driver	🔲 Enable HET drivers			
Enable EQEP driver Enable FEE driver Output Coutput FEE: 'FEEv000.xml'	Enable DCC driver			
■ Enable FEE driver	Enable CRC driver			
Output Loading: FEE: 'FEEv000.xml'	🕅 Enable EQEP driver			
Loading: FEE: 'FEEv000.xml'	Enable FEE driver			
Loading: FEE: 'FEEv000.xml'				
Load complete	Load complete			
For Help, press F1 Ln 1, Col 1 Read CAP OVR .;;	For Help, press F1	Ln 1, Col 1	Read CAP	OVR 📑



SCI Configuration




- Select the SCI tab and then the "SCI/LIN Data Format" subtab
- Ensure that the SCI module is setup with the following parameters:
 - Baud rate: 9600
 - Data bits: 8
 - Enable Parity (odd), 1 Stop bit

Start Page	TMS570LS0432PZ	PINMUX RTI	GIO	LIN	SCI	MIBSPI1	SPI1	SPI2	SPI3	CAN1	4 🕨	₹
SCI/LIN G	obal SCI/LIN Data I	Format	l Port									
Data Format Baudrate (Hz): 9600 VCLK1 (MHz): 80.0												
	<pre> i i i i i i i i i i i i i i i i i i i</pre>											



ADC Group Configuration

 In the 'ADC' tab and 'ADC1 Group 1' Subtab, Configure FIFO Size, Trigger Source and ADC channel as shown below





HAL CoGei

MibADC Exercise



- Insert the following code in the corresponding sections within the 'sys_main.c' file
 - USER CODE BEGIN (0) #include header section

```
/* USER CODE BEGIN (0) */
#include "sci.h"
#include "adc.h"
#include "stdlib.h"
unsigned char command[8];
/* USER CODE END */
```



MibADC Exercise



USER CODE BEGIN(3) - Main() section

```
void main(void)
{/* USER CODE BEGIN (3) */
 adcData t adc data; //ADC Data Structure
  adcData t *adc data ptr = &adc data; //ADC Data Pointer
 unsigned int NumberOfChars, value; //Declare variables
  sciInit(); //Initializes the SCI (UART) module
  adcInit(); //Initializes the ADC module
 while(1) // Loop to acquire and send ADC sample data via the SCI (UART)
  ł
    adcStartConversion(adcREG1, 1U); //Start ADC conversion
   while (!adcIsConversionComplete (adcREG1, 1U)); //Wait for ADC conversion
    adcGetData(adcREG1, 1U, adc data ptr); //Store conversion into ADC pointer
   value = (unsigned int)adc data ptr->value;
   NumberOfChars = ltoa(value, (char *) command);
    sciSend(scilinREG, 2, (unsigned char *) "0x"); //Sends '0x' hex designation chars
    sciSend(scilinREG, NumberOfChars, command); //Sends the ambient light sensor data
    sciSend(scilinREG, 2, (unsigned char *)"\r\n"); //Sends new line character
/* USER CODE END */}
```

- Now build and load your program on the microcontroller



Testing your code




- Upon completion open your preferred terminal program.
 - Note: A terminal program is included in CCS. To enable it go to 'View' -> Other and select 'Terminal' from the 'Show View' menu. If the 'Terminal' option is not available it can be added as an eclipse plug-in by following these instructions:

http://processors.wiki.ti.com/index.php/How_to_install_the_terminal_plugin_in_CCSv5

- Setup the terminal program with the following properties:
 - Baud rate: 9600
 - Data bits: 8
 - Odd parity, 1 Stop bit
- Click the 'Run' button to run the program

🍇 🕩 - 🗉 🖷 - 🖎 👁 🔊 📣 🖓 - 🔗




Now you should see the ADC results in the terminal program

• Use a flashlight to change the light level supplied to the ambient light sensor on the board and notice the output values change in the terminal program.



Enabling the CCS Terminal





Additional Hercules[™] Information



Additional Information

Hercules Web Page: <u>www.ti.com/hercules</u> RM4 Web Page: <u>www.ti.com/rm4</u> TMS570 Web Page: <u>www.ti.com/tms570</u> TMS470M Web Page: <u>www.ti.com/tms470m</u>

- Data Sheets
- Technical Reference Manual
- Application Notes
- Software & Tools Downloads and Updates
- Order Evaluation and Development Kits

Engineer 2 Engineer Support Forum:

www.ti.com/hercules-support

- News and Announcements
- Useful Links
- Ask Technical Questions
- Search for Technical Content

Hercules WIKIs:

RM4 WIKI: <u>www.ti.com/hercules-rm4-wiki</u> TMS570 WIKI: <u>www.ti.com/hercules-tms570-wiki</u>

TMS470M WIKI: www.ti.com/hercules-tms470m-wiki

- How to guides
- Intro Videos
- General Information







Want Additional Training?


Hercules™ Training Videos: <u>www.ti.com/herculestraining</u>



Safety Critical Design and Programming with Hercules™ Microcontrollers:

Day 1

- Welcome and Intro
- Hercules[™] Product Overview / MCU Roadmap
- Safety Standards and Hercules
 Safety Features / Exercise
- HALCoGen / Exercise
- Code Composer Studio / Demonstration
- Compiler
- Flash Overview
- Flash Tools: nowFlash, nowECC / Exercise



Day 2

- Summary / Questions
- ARM [®] Cortex[™] -R4F CPU
- System Module Overview
- Device setup/startup, Real Time Interrupt Module, Vectored Interrupt Manager
- CRC Controller, CPU Compare Module, Error Signaling Module, Dual Clock Compare, JTAG Security Module
- General Purpose I/Os / Exercise
- Direct Memory Access Controller (DMA)
- Serial Communication Interface (SCI/UART) / Exercise



Day 3

- Summary / Questions
- Multi-Buffer ADC (MIBADC) / Exercise
- Multi-Buffer Serial Peripheral Interface (SPI / MIBSPI-P)
- DCAN
- FlexRay
- External Memory Interface (EMIF) / Parameter Overlay Module (POM)
- Ethernet
- USB Host / Device
- HET (High End Timer) IDE
- N2HET & Transfer Unit / Exercise
- Summary / Questions / Survey





Thank You!

Please fill out the Training Class Survey



