This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

高通8953平台SN65DSI84调试

获取log分析:

mipi_convert 3-002c: reg: e5, READ8: 1d 获取寄存器E5值是Id,芯片手册

对寄存器E5有以下描述,如何排除驱动设置?

4 CHA_COR_ECC_ERR R/W 0 When the DSI channel A packet processor detects a correctable
ECC error, this bit is set; this bit is cleared by writing a ‘1’ value.
3 CHA_LLP_ERR R/W 0 When the DSI channel A packet processor detects a low level
protocol error, this bit is set; this bit is cleared by writing a ‘1’
value.
Low level protocol errors include SoT and EoT sync errors,
Escape Mode entry command errors, LP transmission sync
errors, and false control errors. Lane merge errors are reported
by this status condition.
2 CHA_SOT_BIT_ERR R/W 0 When the DSI channel A packet processor detects an SoT
leader sequence bit error, this bit is set; this bit is cleared by
writing a ‘1’ value.

Thanks!