在TLK3118+FPGA的XGMII端收发Loopback测试中,RCLK检测不到,而其REFCLK输入正常,各电源轨供电正常;有的时候能检测到RCLK,有的时候却不能,不稳定;
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
在TLK3118+FPGA的XGMII端收发Loopback测试中,RCLK检测不到,而其REFCLK输入正常,各电源轨供电正常;有的时候能检测到RCLK,有的时候却不能,不稳定;