

Synchronizing Multiple Parallel Devices Using the Internal PLL

*Stephen Maggiotto**Audio and Imaging Products/Audio Converters*

ABSTRACT

The Texas Instruments family of audio converters can be used in various multichip configurations in order to realize multichannel processing using the time-division multiplexing (TDM) feature. Using a multichip solution sometimes requires synchronization of channels such that all of the devices operating in parallel operate in lock-step with each other to prevent phase shift errors between channels. The mechanisms and programming of the TLV320ADC3101 are discussed in this application report.

1 Introduction

Each application for multichannel support may have different requirements having to do with selection of master clocks and synchronization. This application report specifically addresses the usage of a PLL as the master clock reference as well the programming and sequencing of instructions such that all of the parallel devices are instruction locked. The method and programming instructions used in this application report were tested using three TLV320ADC3101 evaluation modules (EVM) and its companion USB motherboard. Verification of this method and programming was performed using an Audio Precision test instrument by measuring the phase difference between each channel. The configuration in this application report uses three devices in parallel. This is an arbitrary choice and can be expanded to as many devices as needed by the application.

2 Clock Configuration Block Diagram

[Figure 1](#) shows that Device #1 is the master clock reference for all the other devices. Device #1 takes in an MCLK frequency that is used by the internal PLL, which in turn produces BCLK that is used by the other devices as BCLK (see [Figure 31](#) in the TLV320ADC3101 Specification, page 26). The output clock rate has to be fast enough to accomplish the subsequent processing for the chosen filter algorithm.




Figure 1. Multiple TLV320ADC3101 Device Configuration

3 Conceptual Programming Sequence

The sequence of programming parallel devices depends on the PLL running and stable followed by programming all of the devices for the DSP processing required. Then, clocks are released simultaneously to all devices, followed by the setting up of the TDM channels and the enabling of the respective DOUT pins. This method ensures that all of the devices' instruction counters are in lock-step with each other. [Section 5](#) of this application report contains The Detailed Programming Sequence description. [Figure 2](#) is the instruction sequence flow diagram.




Figure 2. Instruction Sequence Flow Diagram

4 Other Important Considerations

The serial interface frame rate, defined by WCLK, has to be equal to the ADC sample rate or the user may experience repeat or missing samples. Setting up the ADC mini-DSP processing channel and its associated clocks is critical to producing waveforms for a multichip configuration that has no phase difference. Regardless of the source for the master clock reference, that reference clock must be a frequency that, after dividing by certain variables – shown in the following text, is equal to the serial interface frame rate.

$(BCLK \text{ frequency}) / (WCLK \text{ frequency})$ must be an integer.

$$ADC \text{ output sample rate} = (ADC_CLKIN \text{ frequency}) / (NADC \times MADC \times AOSR) = WCLK \text{ frequency}$$

Where:

ADC_CLKIN refers to **Figure 31 in the TLV320ADC3101 Specification, page 26.**

NADC = Divide-by for the ADC MAC engine clock

MADC = Divide-by for the ADC modulator clock

AOSR = ADC over-sampling ratio

When the PLL is powered on, a start-up delay of approximately 10 milliseconds occurs after the power-up command of the PLL and before the clocks are available to the TLV320ADC3101. This delay ensures stable operation of the PLL and clock-divider logic. If the I2C programming sequence is faster than the 10 milliseconds, then it is possible that the sequencing of events will not occur when the PLL clock is available. This may change the result of the intended purpose of this application report. Therefore, the user must ensure that the programming sequence is longer than this time delay, or in the event that it is not, add a delay such that the enabling of the NADC divider for Device #1 occurs after the PLL clock is available.

5 Detailed Programming Sequence

The following set of instructions follow the I2C format which has the first byte being the device address, followed by the register address byte and then the data byte. The I2C device address is a 7-bit value followed by a Read/Write bit which forms the address byte. Because all of the following listed commands are writes, the eighth bit is always logic level 0. As an example, the 7-bit device address for Device #1 is 0x18. When the eighth bit is added to it, in this case it is a logic level 0, the address byte becomes 0x30. If the user chooses to do a Read for Device #1, the address byte becomes 0x31. Because the ADC3101 is limited in the programmability of its I2C address (I2C_ADR1, I2C_ADR0), an I2C Expander device is needed if more than four devices were required to operate in parallel. here

Write Address Byte for Device #1 = 0x30 (7-bit Device Address is 0x18)

Write Address Byte for Device #2 = 0x32 (7-bit Device Address is 0x19)

Write Address Byte for Device #3 = 0x34 (7-bit Device Address is 0x1A)

```
#####
# Software Reset
#####
30 01 01
32 01 01
34 01 01

#####
# Device 1, Master Mode, PLL input frequency is 10 MHz
# WCLK Input Frequency is 16 kHz
# Configure PLL to produce 81.92 MHz
#####
30 04 03
# J=8
30 06 08
# D=1920 (multi-byte write)
30 07 07 80
# Enable PLL; P, R = 1
30 05 91
# Divide-By for NADC = 20; DISABLED
30 12 14
# Divide-By for MADC = 2; Enabled
30 13 82
# Serial Interface Configured; DSP mode, BCLK & WCLK are Outputs
30 1b 4d
# Source of BCLK is ADC_CLK; Divide-By = 1
30 1e 81

#####
# Clock Settings For Devices 2 & 3
# The CODECs receive: MCLK through BCLK at = 4.096 MHz,
# BCLK = 4.096 MHz, WCLK = 16 kHz
#####
# Select Page 0
32 00 00
```

```

34 00 00
# Divide-By for NADC = 1; Divide-By for MADC = 2; Enabled (multi-byte write)
32 12 81 82
34 12 81 82
# AOSR = 128 (default)
# Source of MCLK is from BCLK
32 04 01
34 04 01

```

```

#####
# User Defined DSP Processing Settings
#####
Not covered here as they are application specific.

```

```

#####
# Enable NADC Divider of Device #1
#####
# Divide-By for NADC = 20; ENABLED
30 12 94

```

Before proceeding with the next set of instructions, the user must wait approximately 100 ms to allow all of the parallel devices time to propagate the master clock throughout their logic cones (i.e., clock dividers, mini-DSP, clock-gating logic,..etc).
Insert Delay

```

#####
# TDM Channel Settings
# The settings below are arbitrary. User can select
# whichever slot assignment the system requires.
#####
# Select Page 0
30 00 00
32 00 00
34 00 00
#####
# Configure TDM Settings and Early 3-State
#####
30 26 03
32 26 03
34 26 03
# Channel 1 Offset
30 1c 00
# Channel 2 Offset
30 25 00
# Channel 3 Offset (Device #2 is offset from Device #1 by 32 clocks)
32 1c 20
# Channel 4 Offset
32 25 00
# Channel 5 Offset (Device #3 is offset from Device #1 by 64 clocks)
34 1c 40
# Channel 6 Offset
34 25 00
#####
# Enable DOUT Pins
#####
30 35 12
32 35 12

```

6 Cautionary Note

The preceding programming sequence is intended to work with the built-in filter modes because they output data from the miniDSP to the serial interface near the end of the instruction sequence. In other words, the device programmed to be in the last time slot has already begun to transmit serial data before the DSP output happens such that each device transmits the same sample in the same frame (i.e., in terms of time index).

7 References

1. *TLV320ADC3101, Low Power Stereo ADC With Embedded miniDSP for Wireless Handsets and Portable Audio* data sheet ([SLAS553](#))
2. *TLV320ADC3101-K* user's guide ([SLAU267](#))

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Mobile Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Transportation and Automotive	www.ti.com/automotive
Video and Imaging	www.ti.com/video

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2011, Texas Instruments Incorporated