

## LMP91002

ZHCSAU0A - APRIL 2012 - REVISED MARCH 2013

# LMP91002 传感器模拟前端 (AFE) 系统:针对低功耗化学感测应用的可配置 AFE 稳压器

查询样品: LMP91002

说明

## 特性

- 典型值, T<sub>A</sub>=25°C
- 电源电压 2.7V 至 3.6V
- 电源电流(使用时间内的平均值) < 10µA
- 电池调节电流高达 10mA
- 参比电极偏置电流 (85°C) 900pA (最大值)
- 输出驱动电流 750µA
- 与大多数非偏置气体传感器对接的完整稳压器电路
- 低偏置电压漂移
- 可编程互阻放大器 (TIA) 增益 2.75kΩ 至 350kΩ
- I<sup>2</sup>C 兼容数字接口
- 环境工作温度范围 -40°C 至 85°C
- 14 引脚晶圆级小外形尺寸 (WSON) 封装
- 由 Webench 传感器 AFE 设计工具提供支持

## 应用

- 气体检测器
- 电流计应用
- 电化学血糖仪

### 典型应用

## LMP91002 是一款用于微功耗电化学感测应用的可编 程模拟前端 (AFE)。它可提供非偏置气体传感器与微 控制器之间的完整信号路径解决方案,此方案能够生成 与电池电流成比例的输出电压。LMP91002 的可编程 性使它能够用一种单一设计支持非偏置电化学气体传感 器。LMP91002 支持 0.5nA/ppm 至 9500nA/ppm 范 围内的气体灵敏度。它可实现 5µA 至 750µA 满刻度 电流范围的简单转换。LMP91002 的互阻抗放大器 (TIA) 增益可通过 I2C 接口编程。I2C 接口也可用于传 感器诊断。LMP91002 针对微功耗应用进行优化,并 在 2.7V 至 3.6V 的电压范围内运行。总流耗可少于 10µA。可通过关闭 TIA 放大器以及使用一个内部开关 来将参比电极与工作电极短接来进一步节能。



53

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





图 2. 14 引脚 WSON - 顶视图 请见封装号 NHL0014B

引	脚说	明
---	----	---

引脚	名称	说明
1	数字接地 (DGND)	接地
2	MENB	模块启用,低电平有效
3	SCL	针对 I <sup>2</sup> C 兼容接口的时钟信号
4	SDA	针对 I <sup>2</sup> C 兼容接口的数据
5	NC	未内部连接
6	VDD	电源电压
7	模拟接地 (AGND)	接地
8	VOUT	模拟输出
9	C2	外部滤波器连接器(C1和C2间的滤波器)
10	C1	外部滤波器连接器(C1和C2间的滤波器)
11	VREF	电压基准输入
12	WE	工作电极。 驱动化学传感器工作电极的输出
13	RE	参比电极。 驱动化学传感器计数器电极的输入
14	CE	计数器电极。 驱动化学传感器计数器电极的输出
	DAP	接至 AGND



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

NSTRUMENTS

ÈXAS



www.ti.com.cn

## Absolute Maximum Ratings<sup>(1)(2)(3)</sup>

	Human Body Model	2kV
ESD Tolerance <sup>(4)</sup>	Charge-Device Model	1kV
	Machine Model	200V
Voltage between any two pins		6.0V
Current through VDD or VSS	50mA	
Current sunk and sourced by CE pin	10mA	
Current out of other pins <sup>(5)</sup>	5mA	
Storage Temperature Range	-65°C to 150°C	
Junction Temperature <sup>(6)</sup>	150°C	

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Operating Ratings is not implied. Operating Ratings indicate conditions at which the device is functional and the device should not be operated beyond such conditions.

- (2) For soldering specifications, see www.ti.com/lit/SNOA549.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (4) Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field- Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).
- (5) All non-power pins of this device are protected against ESD by snapback devices. Voltage at such pins will rise beyond absmax if current is forced into pin.
- (6) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ , and the ambient temperature,  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_{DMAX} = (T_{J(MAX)}, -T_A)/\theta_{JA}$  All numbers apply for packages soldered directly onto a PC board.

## **Operating Ratings**<sup>(1)</sup>

Supply Voltage $V_S = (VDD - AGND)$		2.7V to 3.6V
Temperature Range <sup>(2)</sup>		-40°C to 85°C
Package Thermal Resistance <sup>(2)</sup>	14-Pin WSON (θ <sub>JA</sub> )	44 °C/W

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Operating Ratings is not implied. Operating Ratings indicate conditions at which the device is functional and the device should not be operated beyond such conditions.

(2) The maximum power dissipation is a function of T<sub>J(MAX</sub>), θ<sub>JA</sub>, and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is P<sub>DMAX</sub> = (T<sub>J(MAX</sub>) - T<sub>A</sub>)/ θ<sub>JA</sub> All numbers apply for packages soldered directly onto a PC board.

TEXAS INSTRUMENTS

ZHCSAU0A - APRIL 2012 - REVISED MARCH 2013

www.ti.com.cn

## Electrical Characteristics<sup>(1)</sup>

Unless otherwise specified, all limits ensured for  $T_A = 25^{\circ}$ C,  $V_S = (V_{DD} - AGND)$ ,  $V_S = 3.3$ V and AGND = DGND = 0V,  $V_{REF} = 2.5$ V, Internal Zero = 20%  $V_{REF}$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min <sup>(2)</sup>	Тур <sup>(3)</sup>	Max <sup>(2)</sup>	Units
Power Supp	ly Specification					
		3-lead amperometric cell mode MODECN = 0x03		10	<b>15</b> 13.5	
I <sub>S</sub>	Supply Current	Standby mode MODECN = 0x02		6.5	<b>10</b> 8	μA
		Deep Sleep mode MODECN = 0x00		0.6	<b>1</b> 0.85	
Potentiostat						
		VDD=2.7V; Internal Zero 50% VDD	-90 <b>-800</b>		90 <b>800</b>	- 0
IRE	Input bias current at RE pin	VDD=3.6V; Internal Zero 50% VDD	-90 <b>-900</b>		90 <b>900</b>	рА
I <sub>CE</sub> Minimum operating current capability Minimum operating constraints (4)	sink		750		μA	
	source		750			
	sink		10			
	Minimum charging capability.	source		10		IIIA
AOL_A1	Open loop voltage gain of control loop op amp (A1)	300mV≤VCE≤Vs-300mV, -750µA≤ICE≤750µA	104	120		dB
en_RW	Low Frequency integrated noise between RE pin and WE pin	0.1Hz to 10Hz <sup>(5)</sup>		3.4		µVpp
		0% VREF, Internal Zero=20% VREF	-550			
V <sub>OS_RW</sub>	WE Voltage Offset referred to RE	0% VREF, Internal Zero=50% VREF			550	μV
		0% VREF, Internal Zero=67% VREF				
		0% VREF, Internal Zero=20% VREF				
TcV <sub>OS_RW</sub>	to RF from -40°C to 85°C <sup>(6)</sup>	0% VREF, Internal Zero=50% VREF	-4		4	µV/°C
		0% VREF, Internal Zero=67% VREF				
	Transimpedance gain accuracy			5		%
TIA_GAIN Programmable TIA Gains	Linearity			±0.05		%
	Programmable TIA Gains	7 programmable gain resistors		2.75 3.5 7 14 35 120 350		kΩ
	Maximum external gain resistor		350			

- (1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>. Absolute Maximum Ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.
- (2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.
- (4) At such currents no accuracy of the output voltage can be expected.
- (5) This parameter includes both A1 and TIA's noise contribution.
- (6) Offset voltage temperature drift is determined by dividing the change in VOS at the temperature extremes by the total temperature change. Starting from the measured voltage offset at temperature T1 (V<sub>OS\_RW</sub>(T1)), the voltage offset at temperature T2 (V<sub>OS\_RW</sub>(T2)) is calculated according the following formula: V<sub>OS\_RW</sub>(T2)=V<sub>OS\_RW</sub>(T1)+ABS(T2-T1)\* TcV<sub>OS\_RW</sub>.



## Electrical Characteristics<sup>(1)</sup> (continued)

Unless otherwise specified, all limits ensured for  $T_A = 25^{\circ}$ C,  $V_S = (V_{DD} - AGND)$ ,  $V_S = 3.3$ V and AGND = DGND = 0V,  $V_{REF} = 2.5$ V, Internal Zero = 20%  $V_{REF}$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter		Conditions	Min <sup>(2)</sup>	Тур <sup>(3)</sup>	Max <sup>(2)</sup>	Units
TIA_ZV		3 programmable percentages of VREF			20 50 67		- %
	internal zero voltage	3 programmable percentages of VDD			20 50 67		
	Internal zero voltage Accuracy				±0.04		%
	Load Resistor				10		Ω
KL	Load accuracy				5		%
	Power Supply Rejection Ratio at RE pin	2.7 ≤VDD≤5.25V	Internal zero 20% VREF				
PSRR			Internal zero 50% VREF	80	110		dB
			Internal zero 67% VREF				
External ref	erence specification <sup>(7)</sup>						
	External Voltage reference range			1.5		VDD	V
VREF	Input impedance				10		MΩ

(7) In case of external reference connected, the noise of the reference has to be added.

## I<sup>2</sup>C Interface<sup>(1)</sup>

Unless otherwise specified, all limits ensured for at  $T_A = 25^{\circ}$ C,  $V_S = (VDD - AGND)$ , 2.7V < $V_S < 3.6$ V and AGND = DGND =0V, VREF= 2.5V. **Boldface** limits apply at the temperature extremes

Symbol	Parameter	Conditions	Min <sup>(2)</sup>	Тур <sup>(3)</sup>	Max <sup>(2)</sup>	Units
V <sub>IH</sub>	Input High Voltage		0.7*VDD			V
V <sub>IL</sub>	Input Low Voltage				0.3*VDD	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OUT</sub> =3mA			0.4	V
	Hysteresis <sup>(4)</sup>		0.1*VDD			V
C <sub>IN</sub>	Input Capacitance on all digital pins			0.5		pF

(1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>. Absolute Maximum Ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

(2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(4) This parameter is specified by design or characterization.



www.ti.com.cn

## Timing Characteristics<sup>(1)</sup>

Unless otherwise specified, all limits ensured for  $T_A = 25^{\circ}$ C,  $V_S = (VDD - AGND)$ ,  $V_S = 3.3$ V and AGND = DGND = 0V, VREF = 2.5V, Internal Zero= 20% VREF. **Boldface** limits apply at the temperature extremes. Refer to timing diagram in Figure 3.

			1		ř	ř – – – – – – – – – – – – – – – – – – –
Symbol	Parameter	Conditions	Min	Тур	Max	Units
f <sub>SCL</sub>	Clock Frequency		10		100	kHz
t <sub>LOW</sub>	Clock Low Time		4.7			μs
t <sub>HIGH</sub>	Clock High Time		4.0			μs
t <sub>HD;STA</sub>	Data valid	After this period, the first clock pulse is generated	4.0			μs
t <sub>SU;STA</sub>	Set-up time for a repeated START condition		4.7			μs
t <sub>HD;DAT</sub>	Data hold time <sup>(2)</sup>		0			ns
t <sub>SU;DAT</sub>	Data Setup time		250			ns
t <sub>f</sub>	SDA fall time <sup>(3)</sup>	IL ≤ 3mA, CL ≤ 400pF			250	ns
t <sub>SU;STO</sub>	Set-up time for STOP condition		4.0			μs
t <sub>BUF</sub>	Bus free time between a STOP and START condition		4.7			μs
t <sub>VD;DAT</sub>	Data valid time				3.45	μs
t <sub>VD;ACK</sub>	Data valid acknowledge time				3.45	μs
t <sub>SP</sub>	Pulse width of spikes that must be suppressed by the input filter <sup>(3)</sup>				50	ns
t_timeout	SCL and SDA Timeout		25		100	ms
t <sub>EN;START</sub>	I <sup>2</sup> C Interface Enabling		600			ns
t <sub>EN;STOP</sub>	I <sup>2</sup> C Interface Disabling		600			ns
t <sub>EN;HIGH</sub>	time between consecutive I <sup>2</sup> C interface enabling and disabling		600			ns

(1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>. Absolute Maximum Ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

(2) LMP91002 provides an internal 300ns minimum hold time to bridge the undefined region of the falling edge of SCL.

(3) This parameter is specified by design or characterization.

## **Timing Diagram**



Figure 3. I<sup>2</sup>C Interface Timing Diagram



## LMP91002



#### www.ti.com.cn



Unless otherwise specified,  $T_A = 25^{\circ}$ C,  $V_S = (VDD - AGND)$ , 2.7V <V<sub>S</sub>< 3.6V and AGND = DGND =0V, VREF= 2.5V.





TEXAS INSTRUMENTS

www.ti.com.cn



Copyright © 2012–2013, Texas Instruments Incorporated



#### www.ti.com.cn

## **Typical Performance Characteristics (continued)**

Unless otherwise specified, T<sub>A</sub> = 25°C, V<sub>S</sub>=(VDD – AGND), 2.7V <V<sub>S</sub>< 3.6V and AGND = DGND =0V, VREF= 2.5V.



## LMP91002

ZHCSAU0A - APRIL 2012 - REVISED MARCH 2013



www.ti.com.cn

## **Function Description**

## GENERAL

The LMP91002 is a programmable AFE for use in micropower chemical sensing applications. The LMP91002 is designed for 3-lead not biased gas sensors and for 2 leads galvanic cell. This device provides all of the functionality for detecting changes in gas concentration based on a delta current at the working electrode. The LMP91002 generates an output voltage proportional to the cell current. Transimpedance gain is user programmable through an I<sup>2</sup>C compatible interface from  $2.75k\Omega$  to  $350k\Omega$  making it easy to convert current ranges from  $5\mu$ A to  $750\mu$ A full scale. Optimized for micro-power applications, the LMP91002 AFE works over a voltage range of 2.7V to 3.6 V. The cell voltage is user selectable using the on board programmability. In addition, it is possible to connect an external transimpedance gain resistor. Depending on the configuration, total current consumption for the device can be less than  $10\mu$ A. For power savings, the transimpedance amplifier can be turned off and instead a load impedance equivalent to the TIA's inputs impedance is switched in.



Figure 17. System Block Diagram

## POTENTIOSTAT CIRCUITRY

The core of the LMP91002 is a potentiostat circuit. It consists of a differential input amplifier used to compare the potential between the working and reference electrodes to a zero bias potential. The error signal is amplified and applied to the counter electrode (through the **Control Amplifier - A1**). Any changes in the impedance between the working and reference electrodes will cause a change in the voltage applied to the counter electrode, in order to maintain the constant voltage between working and reference electrodes. A **Transimpedance Amplifier** connected to the working electrode, is used to provide an output voltage that is proportional to the cell current. The working electrode is held at virtual ground (**Internal ground**) by the transimpedance amplifier. The potentiostat will compare the reference voltage to the desired bias potential and adjust the voltage at the counter electrode to maintain the proper working-to-reference voltage.

#### Transimpedance amplifier

The transimpedance amplifier (TIA in Figure 17) has 7 programmable internal gain resistors. This accommodates the full scale ranges of most existing sensors. Moreover an external gain resistor can be connected to the LMP91002 between C1 and C2 pins. The gain is set through the I<sup>2</sup>C interface.



#### **Control amplifier**

The control amplifier (A1 op amp in Figure 17) provides initial charge to the sensor. A1 has the capability to drive up to 10mA into the sensor in order to to provide a fast initial conditioning. A1 is able to sink and source current according to the connected gas sensor (reducing or oxidizing gas sensor). It can be powered down to reduce system power consumption. However powering down A1 is not recommended, as it may take a long time for the sensor to recover from this situation.

#### Internal zero

The internal Zero is the voltage at the non-inverting pin of the TIA. The internal zero can be programmed to be either 67%, 50% or 20%, of the supply, or the external reference voltage. This provides both sufficient headroom for the counter electrode of the sensor to swing, in case of sudden changes in the gas concentration, and best use of the ADC's full scale input range.

The Internal zero is provided through an internal voltage divider (Vref divider box in Figure 17). The divider is programmed through the I<sup>2</sup>C interface.

## I<sup>2</sup>C INTERFACE

The I<sup>2</sup>C compatible interface operates in Standard mode (100kHz). Pull-up resistors or current sources are required on the SCL and SDA pins to pull them high when they are not being driven low. A logic zero is transmitted by driving the output low. A logic high is transmitted by releasing the output and allowing it to be pulled-up externally. The appropriate pull-up resistor values will depend upon the total bus capacitance and operating speed. The LMP91002 comes with a 7 bit bus fixed address: 1001 000.

#### WRITE AND READ OPERATION

In order to start any read or write operation with the LMP91002, MENB needs to be set low during the whole communication. Then the master generates a start condition by driving SDA from high to low while SCL is high. The start condition is always followed by a 7-bit slave address and a Read/Write bit. After these 8 bits have been transmitted by the master, SDA is released by the master and the LMP91002 either ACKs or NACKs the address. If the slave address matches, the LMP91002 ACKs the master. If the address doesn't match, the LMP91002 NACKs the master. For a write operation, the master follows the ACK by sending the 8-bit register address pointer. Then the LMP91002 ACKs the transfer by driving SDA low. Next, the master sends the 8-bit data to the LMP91002. Then the LMP91002 ACKs the transfer by driving SDA low. At this point the master should generate a stop condition and optionally set the MENB at logic high level (refer to Figure 20).

A read operation requires the LMP91002 address pointer to be set first, also in this case the master needs setting at low logic level the MENB, then the master needs to write to the device and set the address pointer before reading from the desired register. This type of read requires a start, the slave address, a write bit, the address pointer, a Repeated Start (if appropriate), the slave address, and a read bit (refer to Figure 20). Following this sequence, the LMP91002 sends out the 8-bit data of the register.

When just one LMP91002 is present on the  $l^2C$  bus the MENB can be tied to ground (low logic level).

Texas Instruments

www.ti.com.cn

ZHCSAU0A – APRIL 2012–REVISED MARCH 2013













### TIMEOUT FEATURE

The timeout is a safety feature to avoid bus lockup situation. If SCL is stuck low for a time exceeding t\_timeout, the LMP91002 will automatically reset its I<sup>2</sup>C interface. Also, in the case the LMP91002 hangs the SDA for a time exceeding t\_timeout, the LMP91002's I<sup>2</sup>C interface will be reset so that the SDA line will be released. Since the SDA is an open-drain with an external resistor pull-up, this also avoids high power consumption when LMP91002 is driving the bus and the SCL is stopped.



## REGISTERS

www.ti.com.cn

The registers are used to configure the LMP91002.

If writing to a reserved bit, user must write only 0. Readback value is unspecified and should be discarded.

Address	Name	Power on default	Access	Lockable?
0x00	STATUS	0x00	Read only	N
0x01	LOCK	0x01	R/W	Ν
0x02 through 0x09	RESERVED			
0x10	TIACN	0x03	R/W	Y
0x11	REFCN	0x20	R/W	Y
0x12	MODECN	0x00	R/W	N
0x13 through 0xFF	RESERVED			

#### Table 1. Register Map

#### STATUS -- Status Register (address 0x00)

The status bit is an indication of the LMP91002's power-on status. If its readback is "0", the LMP91002 is not ready to accept other I<sup>2</sup>C commands.

Bit	Name	Function
[7:1]	RESERVED	
0	STATUS	Status of Device <b>0 Not Ready (default)</b> 1 Ready

#### LOCK -- Protection Register (address 0x01)

The lock bit enables and disables the writing of the TIACN and the REFCN registers. In order to change the content of the TIACN and the REFCN registers the lock bit needs to be set to "0".

Bit	Name	Function
[7:1]	RESERVED	
0	LOCK	Write protection 0 Registers 0x10, 0x11 in write mode <b>1 Registers 0x10, 0x11 in read only mode (default)</b>

#### TIACN -- TIA Control Register (address 0x10)

The parameters in the TIA control register allow the configuration of the transimpedance gain ( $R_{TIA}$ ).

Bit	Name	Function
[7:5]	RESERVED	RESERVED
[4:2]	TIA_GAIN	TIA feedback resistance selection         000 External resistance (default)         001 2.75kΩ         010 3.5kΩ         011 7kΩ         100 14kΩ         101 35kΩ         111 35kΩ
[1:0]	RESERVED	RESERVED



ZHCSAU0A – APRIL 2012 – REVISED MARCH 2013

## **REFCN -- Reference Control Register (address 0x11)**

The parameters in the Reference control register allow the configuration of the Internal zero, and Reference source. When the Reference source is external, the reference is provided by a reference voltage connected to the VREF pin. In this condition the Internal Zero is defined as a percentage of VREF voltage instead of the supply voltage.

Bit	Name	Function				
7	REF_SOURCE	Reference voltage source selection <b>0 Internal (default)</b> 1 external				
[6:5]	INT_Z	Internal zero selection (Percentage of the source reference) 00 20% 01 50% (default) 10 67%				
[4]	RESERVED	RESERVED				
[3:0]	DIAGNOSTIC	Diagnostic step (Percentage of the source reference) <b>0000 0% (default)</b> 0001 1%				

### MODECN -- Mode Control Register (address 0x12)

The Parameters in the Mode register allow the configuration of the Operation Mode of the LMP91002.

Bit	Name	Function
7	FET_SHORT	Shorting FET feature <b>0 Disabled (default)</b> 1 Enabled
[6:3]	RESERVED	RESERVED
[2:0]	OP_MODE	Mode of Operation selection <b>000 Deep Sleep (default)</b> 010 Standby 011 3-lead amperometric cell



#### GAS SENSOR INTERFACE

The LMP91002 supports both 3-lead and 2-lead gas sensors. Most of the toxic gas sensors are amperometric cells with 3 leads (Counter, Worker and Reference). These leads should be connected to the LMP91002 in the potentiostat topology.

#### 3-lead Amperometric Cell In Potentiostat Configuration

Most of the amperometric cell have 3 leads (Counter, Reference and Working electrodes). The interface of the 3lead gas sensor to the LMP91002 is straightforward, the leads of the gas sensor need to be connected to the namesake pins of the LMP91002.

The LMP91002 is then configured in 3-lead amperometric cell mode; in this configuration the Control Amplifier (A1) is ON and provides the internal zero voltage and bias in case of biased gas sensor. The transimpedance amplifier (TIA) is ON, it converts the current generated by the gas sensor in a voltage, according to the transimpedance gain:

#### Gain = $R_{TIA}$

If different gains are required, an external resistor can be connected between the pins C1 and C2. In this case the internal feedback resistor should be programmed to "external". The R<sub>Load</sub> together with the output capacitance of the gas sensor acts as a low pass filter.



Figure 21. 3-Lead Amperometric Cell

#### 2-lead Galvanic Cell in Potentiostat Configuration

When the LMP91002 is interfaced to a galvanic cell (for instance to an Oxygen gas sensor) referred to a reference, the Counter and the Reference pin of the LMP91002 are shorted together and connected to negative electrode of the galvanic cell. The positive electrode of the galvanic cell is then connected to the Working pin of the LMP91002.

The LMP91002 is then configured in 3-lead amperometric cell mode (as for amperometric cell). In this configuration the Control Amplifier (A1) is ON and provides the internal zero voltage. The transimpedance amplifier (TIA) is also ON, it converts the current generated by the gas sensor in a voltage, according to the transimpedance gain:

#### Gain= R<sub>TIA</sub>

If different gains are required, an external resistor can be connected between the pins C1 and C2. In this case the internal feedback resistor should be programmed to "external".



Figure 22.



## **APPLICATION INFORMATION**

## CONNECTION OF MORE THAN ONE LMP91002 TO THE I<sup>2</sup>C BUS

The LMP91002 comes out with a unique and fixed I<sup>2</sup>C slave address. It is still possible to connect more than one LMP91002 to an I<sup>2</sup>C bus and select each device using the MENB pin. The MENB simply enables/disables the I<sup>2</sup>C communication of the LMP91002. When the MENB is at logic level low all the I<sup>2</sup>C communication is enabled, it is disabled when MENB is at high logic level.

In a system based on a  $\mu$ controller and more than one LMP91002 connected to the I<sup>2</sup>C bus, the I<sup>2</sup>C lines (SDA and SCL) are shared, while the MENB of each LMP91002 is connected to a dedicate GPIO port of the  $\mu$ controller.

The  $\mu$ controller starts communication asserting one out of N MENB signals where N is the total number of LMP91002s connected to the I<sup>2</sup>C bus. Only the enabled device will acknowledge the I<sup>2</sup>C commands. After finishing communicating with this particular LMP91002, the microcontroller de-asserts the corresponding MENB and repeats the procedure for other LMP91002s. Figure 23 shows the typical connection when more than one LMP91002 is connected to the I<sup>2</sup>C bus.



Figure 23. More than one LMP91002 on I<sup>2</sup>C bus

### SMART GAS SENSOR ANALOG FRONT END

The LMP91002 together with an external EEPROM represents the core of a SMART GAS SENSOR AFE. In the EEPROM it is possible to store the information related to the GAS sensor type, calibration and LMP91002's configuration (content of registers 10h, 11h, 12h). At startup the microcontroller reads the EEPROM's content and configures the LMP91002. A typical smart gas sensor AFE is shown in Figure 24. The connection of MENB to the hardware address pin A0 of the EEPROM allows the microcontroller to select the LMP91002 and its corresponding EEPROM when more than one smart gas sensor AFE is present on the I<sup>2</sup>C bus. Note: only EEPROM I<sup>2</sup>C addresses with A0=0 should be used in this configuration.



www.ti.com.cn



Figure 24. SMART GAS SENSOR AFE

## SMART GAS SENSOR AFES ON I<sup>2</sup>C BUS

The connection of Smart gas sensor AFEs on the  $I^2C$  bus is the natural extension of the previous concepts. Also in this case the microcontroller starts communication asserting 1 out of N MENB signals where N is the total number of smart gas sensor AFE connected to the  $I^2C$  bus. Only one of the devices (either LMP91002 or its corresponding EEPROM) in the smart gas sensor AFE enabled will acknowledge the  $I^2C$  commands. When the communication with this particular module ends, the microcontroller de-asserts the corresponding MENB and repeats the procedure for other modules. Figure 25 shows the typical connection when several smart gas sensor AFEs are connected to the  $I^2C$  bus.



Figure 25. SMART GAS SENSOR AFEs on I<sup>2</sup>C bus

## POWER CONSUMPTION

The LMP91002 is intended for use in portable devices, so the power consumption is as low as possible in order to ensure a long battery life. The total power consumption for the LMP91002 is below  $10\mu A @ 3.3v$  average over time, (this excludes any current drawn from any pin). A typical usage of the LMP91002 is in a portable gas detector and its power consumption is summarized in Table 2. This has the following assumptions:

-Power On only happens a few times over life, so its power consumption can be ignored

-Deep Sleep mode is not used

-The system is used about 8 hours a day, and 16 hours a day it is in Standby mode.



#### www.ti.com.cn

consumption.

This results in an average power consumption of approximately 7.8 µA. This can potentially be further reduced, by using the Standby mode between gas measurements. It may even be possible, depending on the sensor used, to go into deep sleep for some time between measurements, further reducing the average power

	Deep Sleep	StandBy	3-Lead Amperometric Cell	Total
Current consumption (µA) typical value	0.6	6.5	10	
Time ON (%)	0	60	39	*
Average (µA)	0	3.9	3.9	7.8
Notes				
A1	OFF	ON	ON	*
TIA	OFF	OFF	ON	*
I <sup>2</sup> C interface	ON	ON	ON	•

Table 2. Pow	er Consumpti	on Scenario
--------------	--------------	-------------

### SENSOR TEST PROCEDURE

The LMP91002 has all the hardware and programmability features to implement some test procedures. The purpose of the test procedure is to:

- a) test proper function of the sensor (status of health)
- b) test proper connection of the sensor to the LMP91002

The test procedure is very easy. The diagnostic block is user programmable through the digital interface. A step voltage can be applied by the end user to the positive input of A1. As a consequence a transient current will start flowing into the sensor (to charge its internal capacitance) and it will be detected by the TIA. If the current transient is not detected, either a sensor fault or a connection problem is present. The slope and the aspect of the transient response can also be used to detect sensor aging (for example, a cell that is drying and no longer efficiently conducts the current). After it is verified that the sensor is working properly, the LMP91002 needs to be reset to its original configuration. It is not required to observe the full transient in order to contain the testing time. All the needed information are included in the transient slopes (both edges). Figure 26 shows an example test procedure, a Carbon Monoxide sensor is connected to the LMP91002, a 25mVpp pulse is applied between Reference and Working pin.

The following procedure shows how to implement the sensor test. Preliminary conditions:

The LMP91002 is unlocked and it is in 3-Lead Amperometric Cell Mode

- 1. Put in the [3:0] bit of the register REFCN (0x11) the 0001b value, leaving the other bit unchanged. This operation will apply a potential ( $V_{RW}$ ) between RE and WE pin ( $V_{RE} > V_{WE}$ ),  $V_{RW}$ = 1% Source reference
- 2. Put in the [3:0] bit of the register REFCN (0x11) the 0000b value, leaving the other bit unchanged. This operation will remove the potential ( $V_{RW}$ ) between RE and WE pin ( $V_{RE} > V_{WE}$ ),  $V_{RW}$ = 0V.

The width of the pulse is simply the time between the two writing operation.



Figure 26. TEST PROCEDURE EXAMPLE



www.ti.com.cn



## **REVISION HISTORY**

Ch	nanges from Original (March 2013) to Revision A Pa	age
•	Changed layout of National Data Sheet to TI format	19



1-May-2013

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
LMP91002SD/NOPB	ACTIVE	WSON	NHL	14	1000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR		L91002	Samples
LMP91002SDE/NOPB	ACTIVE	WSON	NHL	14	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR		L91002	Samples
LMP91002SDX/NOPB	ACTIVE	WSON	NHL	14	4500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR		L91002	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMP91002SD/NOPB	WSON	NHL	14	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LMP91002SDE/NOPB	WSON	NHL	14	250	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LMP91002SDX/NOPB	WSON	NHL	14	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

13-May-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMP91002SD/NOPB	WSON	NHL	14	1000	213.0	191.0	55.0
LMP91002SDE/NOPB	WSON	NHL	14	250	213.0	191.0	55.0
LMP91002SDX/NOPB	WSON	NHL	14	4500	367.0	367.0	35.0

# **MECHANICAL DATA**

# NHL0014B





#### 重要声明

德州仪器(TI)及其下属子公司有权根据 JESD46 最新标准,对所提供的产品和服务进行更正、修改、增强、改进或其它更改,并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售 都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权 限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用 此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道 1568 号,中建大厦 32 楼 邮政编码: 200122 Copyright © 2013 德州仪器 半导体技术(上海)有限公司