If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
The LVDS_FRCLK is a basically an ADC sample clock . The is one clock cycle for one ADC sample width. If you have 16bit ADC samples this signal will be like a clock for 16bits.
HS_DEBUG2_P/M -》 LVDS_VALID
LVDS_VALID would be high during the complete period of chirp data transfer out.
