This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK03318时钟配置问题

Other Parts Discussed in Thread: LMK03318EVM, CODELOADER

输入时钟PRIREF为25M,输出如下,求配置文件,急急急!

另外求解,用软件生成的配置文件中SLAVEADDR为什么是0xA0,地址明明是0x50的,时钟没有任何输出

输出

输出电平

输出频率

OUT0

LVPECL

156.25MHz

OUT1

LVPECL

156.25MHz

OUT2

LVPECL

156.25MHz

OUT3

LVPECL

156.25MHz

OUT4

LVPECL

25MHz

OUT5

HCSL

100MHz

OUT6

HCSL

100MHz

OUT7

HCSL

100MHz

  • www.ti.com.cn/.../snau187.pdf

    你按照这个链接的文档LMK03318EVM CodeLoader Software User's Guide 第10页开始设置一下

    I2C的地址是可以选的

  • 你好,谢谢您的回复,我当前就是按照这个手册配的,然后软件编程通过i2c将生成的registers写入R0 -R173,可是没有时钟输出,想请教是否是这个过程?还是要按照datasheet的Write EEPROM部分(如下)的步骤来操作呢?
    1. Make sure the Write SRAM procedure (Write SRAM) was done to commit the register settings to the SRAM
    page(s) with start-up configurations intended for programming to the EEPROM array.
    2. Write 0xEA to R144. This provides basic protection from inadvertent programming of EEPROM.
    3. Write a 1 to R137.0. This programs the entire SRAM contents to EEPROM. Once completed, the contents in
    R136 will increment by 1. R136 contains the total number of EEPROM programming cycles that are
    successfully completed.
    4. Write 0x00 to R144 to protect against inadvertent programming of EEPROM.
    5. If an EEPROM write is unsuccessful, a readback of R137.5 results in a 1. In this case, the device will not
    function correctly and will be locked up. To unlock the device for correct operation, a new EEPROM write
    sequence should be initiated and successfully completed.
  • 谢谢,配置问题已解决,但是掉电会丢失,请问如何正确的写eeprom,按照一下步骤写了还是不行
    10.5.5 Write EEPROM
    The on-chip EEPROM is a non-volatile memory array used to permanently store register data for one or more
    device start-up configuration settings (pages), which can be selected to initialize registers upon power-up or
    POR. There are a total of 6 independent EEPROM pages of which each page is selected by the 3-level
    GPIO[3:2] pins, and each page is comprised of bits shown in the EEPROM Map. The transfer must first happen
    to the corresponding SRAM page and then to the EEPROM page. During “EEPROM write”, R137.2 is a 1 and
    the EEPROM contents cannot be accessed. The following details the programming sequence to transfer the
    entire contents of SRAM to EEPROM:
    1. Make sure the Write SRAM procedure (Write SRAM) was done to commit the register settings to the SRAM
    page(s) with start-up configurations intended for programming to the EEPROM array.
    2. Write 0xEA to R144. This provides basic protection from inadvertent programming of EEPROM.
    3. Write a 1 to R137.0. This programs the entire SRAM contents to EEPROM. Once completed, the contents in
    R136 will increment by 1. R136 contains the total number of EEPROM programming cycles that are
    successfully completed.
    4. Write 0x00 to R144 to protect against inadvertent programming of EEPROM.
    5. If an EEPROM write is unsuccessful, a readback of R137.5 results in a 1. In this case, the device will not
    function correctly and will be locked up. To unlock the device for correct operation, a new EEPROM write
    sequence should be initiated and successfully completed.