This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM3352千兆RGMII的时钟问题

Other Parts Discussed in Thread: AM3352, DP83848J

开发板设计按照BB-Black原理设计,为了需求将网口改为了千兆,并外接了一个QCA8337N的switch芯片

对与RGMII的处理是:

1、将原本BB-Black的MII改为RGMII并cpsw_register

2、因为am3352不支持switch芯片phy的初始化,所以这块源码没 改动,而是通过smi接口模拟mdio对switch芯片的rgmii进行初始化

3、以上都是在uboot中完成

在uboot中使用ping命令,有如下的debug信息:

#########################################

U-Boot# ping 192.168.2.234
--- NetLoop Entry
--- NetLoop UDP handler set (00000000)
--- NetLoop ARP handler set (00000000)
--- NetLoop timeout handler cancelled
link up on port 0, speed 1000, full duplex           #此处是否表明网口正常???
--- NetState set to 0
--- NetLoop Init
Using cpsw device
--- NetLoop timeout handler set (9fb8b180)

!!! [cpsw_send] 886 called!
Send:
63 70 73 77 00 00 00 00 00 00 00 00 00 00 00 00
1c ba 8c e6 79 53 00 00 00 00 00 00 02 00 00 00
b4 19 b7 9f d4 16 b7 9f dc 15 b7 9f 24 13 b7 9f
00 00 00 00 94 c8 fb 9f 00 00 00 00 20 09 a3 9f

!!! [cpsw_recv] 923 called!
Recv:
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

!!! [cpsw_recv] 923 called!
Recv:
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

!!! [cpsw_recv] 923 called!
Recv:
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

!!! [cpsw_recv] 923 called!
Recv:
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00 00 00 00 00 00 00 ca 65 ed 41 00 00 03 00 04
00 00 00 00 00 00 00 00 00 00 00 00 d7 98 a7 c3

!!! [cpsw_send] 886 called!
Send:
ff ff ff ff ff ff 1c ba 8c e6 79 53 08 06 00 01              
08 00 06 04 00 01 1c ba 8c e6 79 53 c0 a8 02 08
00 00 00 00 00 00 c0 a8 02 ea 00 00 00 00 00 00
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
--- NetLoop timeout
--- NetState set to 3
--- NetLoop UDP handler set (00000000)
--- NetLoop ARP handler set (00000000)
--- NetLoop timeout handler cancelled
--- NetLoop Fail!
ping failed; host 192.168.2.234 is not alive

#########################################

*********************************************分割线**************************************************

1、没有对phy进行初始化是否会有影响?

2、我通过测试RGMII的 RGMII_1_TXCLK 时钟总是为25MHz,为什么不是125MHz???是否还是要在代码里修改???

  (我测试过其它的RMGII的 RGMII_TXCLK时钟都是为125MHz)