FPGA output 155.52M diff clk to cdce62005 sec PINS.We used the out0 and out1 PINS output 155.52M diff clks.this design we used the old borads are ok.The schematic and the registers are the same.We test the PLL output pin is 1.6V.And the output frequency…