Part Number: TMS320C5517 数据手册3.3.2.2这样写着
To transfer the incoming data in the UART FIFO to its proper location in internal memory, the DMA channel must be set up for a burst transfer with synchronization enabled. Since a receive event (URXEVT) is generated…
Other Parts Discussed in Thread: TMS320C5517 请注意,本文内容源自机器翻译,可能存在语法或其它翻译错误,仅供参考。如需获取准确内容,请参阅链接中的英语原文或自行翻译。 https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1003201/tms320c5517-inquiry-about-pll-clock-function 器件型号: TMS320C5517 各位专家…