During our schematic design of this multi-core DSP, following questions are found and does not know how to solve:
In our design, we would like to use the FPGA to boot-up the DSP. As we would provide a single 4x lane SRIO communication link (3.125Gbps…