This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
用ADS807E做AD，发现采样clock叠加到了输入的模拟信号中，如图，通道1只要把FPGA送的clock 拿掉就很平滑。ADS807 datasheet 上没分数据地和模拟地，请问有经验的大神，如何解决？谢谢！
您的问题在E2E英文论坛已有工程师跟进，请继续关注。e2e.ti.com/.../3361914
