对于此芯片,假定设定增益为0,输入差分信号幅值摆动范围:VCOM±0.9V,VCOM=1.5V,输入后,ADC对D+与D-分别采样,当采样到D+为2.4V时,D-为0.6V时,理论上该ADC的输出偏移二进制为多少?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.