This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC5687

时钟模式采用PLL模式,datasheet要求输入时钟采用差分,但是我并没有设置差分,而是采用的等效单端,那么内部PLL可以工作吗?

如今情况是可以测到满偏电流,但是输出端一直是高电平,有个小波动,这是为什么啊?