This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC34H84的时钟DDR的下降沿采不到数,怎么办?需要在哪里设置吗?

Other Parts Discussed in Thread: DAC34H84

DAC34H84的TI官方开发板。

用FPGA在时钟的上升下降沿的时候放上数(用示波器看眼图和时钟的关系绝对满足setup和hold time时间关系),但是始终只有上升沿的数能从IOUTA和IOUTB模拟口出来,IOUTA和IOUTB始终是一样的,这是怎么回事?

不应该是IOUTA出的是上升沿采的数转换的而IOUTB是下降沿采的转换的吗?

莫非需要在哪里设置?