1请问类似非时钟触发逻辑器件,比如反相器SN74HC14,在输入下拉或者上拉的情况下,其在上电整个过程中输出状态是确定的吗?
2 请问对于时钟触发器件,比如D触发器74HC74,在不用时钟引脚(对其下拉)的情况下,对/CLR置低,/PRE置高,可以保证其在上电整个过程中输出状态是低电平的吗
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
1请问类似非时钟触发逻辑器件,比如反相器SN74HC14,在输入下拉或者上拉的情况下,其在上电整个过程中输出状态是确定的吗?
2 请问对于时钟触发器件,比如D触发器74HC74,在不用时钟引脚(对其下拉)的情况下,对/CLR置低,/PRE置高,可以保证其在上电整个过程中输出状态是低电平的吗