This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

[参考译文] ADS4222:时钟输入(LVDS)的 PCB 布线阻抗要求

Guru**** 2386610 points
请注意,本文内容源自机器翻译,可能存在语法或其它翻译错误,仅供参考。如需获取准确内容,请参阅链接中的英语原文或自行翻译。

https://e2e.ti.com/support/data-converters-group/data-converters/f/data-converters-forum/1031769/ads4222-pcb-trace-impedance-requirement-for-clock-input-lvds

器件型号:ADS4222

我假设该时钟输入 PCB 迹线也需要100欧姆差分阻抗匹配。  (LVDS 时钟)

请确认。