This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
https://e2e.ti.com/support/interface-group/interface/f/interface-forum/887396/sn65lvds93-lvds-output-layout-trace-impedance-recommendation
大家好、
我的客户正在使用 SN65LVDS93、想要问：
LVDS 输出的布局布线阻抗有任何限制或建议吗？
尊敬的 Andy：
建议将 LVDS 信号布线为紧密耦合的100欧姆+/-10%差分阻抗走线。
此致、
Casey
