This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
https://e2e.ti.com/support/logic-group/logic/f/logic-forum/996979/sn74lvc1g332-pinout-for-drl-package
SN74LVC1G332的数据表未显示 DRL 封装的引脚排列。
请确认它与 DBV 封装相同。
谢谢
您好、Simon、 DRL 应遵循与其他封装相同的引脚排列(除了 YZP)、因此它将与 DBV 相同。 谢谢、 Rami
谢谢 Rami！
